Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | omap: Improve PLL parameter calculation tool | Aneesh V | 2011-12-06 | 1 | -91/+96 |
| | | | | | | | | | | Improve the tool that finds multiplier and divider for PLLs: The previous algorithm could get stuck on local maxima and required the user to specify the tolerance. Improve the algorithm to go through the entire search space and find the optimal solution. Signed-off-by: Aneesh V <aneesh@ti.com> | ||||
* | omap4: add clock support | Aneesh V | 2011-08-03 | 1 | -0/+197 |
Add support for: 1. DPLL locking 2. Initialization of clock domains and clock modules 3. Setting up the right voltage on voltage rails This work draws upon previous work done for x-loader by: Santosh Shilimkar <santosh.shilimkar@ti.com> Rajendra Nayak <rnayak@ti.com> Signed-off-by: Aneesh V <aneesh@ti.com> Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com> |