Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | dwcddr21mctl: Synopsys DWC DDR2/1 Memory Controller | Macpaul Lin | 2011-11-09 | 1 | -0/+337 |
Header definitions of Synopsys DWC DDR2/1 Memory Controller. Signed-off-by: Macpaul Lin <macpaul@andestech.com> |
index : talos-obmc-uboot | ||
Talos™ II U-Boot sources for OpenBMC | Raptor Computing Systems |
summaryrefslogtreecommitdiffstats |
Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | dwcddr21mctl: Synopsys DWC DDR2/1 Memory Controller | Macpaul Lin | 2011-11-09 | 1 | -0/+337 |
Header definitions of Synopsys DWC DDR2/1 Memory Controller. Signed-off-by: Macpaul Lin <macpaul@andestech.com> |