summaryrefslogtreecommitdiffstats
path: root/include/configs
Commit message (Collapse)AuthorAgeFilesLines
* Fix merge problemsStefan Roese2008-08-0646-447/+91
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: ML507: Environment in flash and MTD SupportRicardo Ribalda Delgado2008-07-301-4/+11
| | | | | | | | | - Relocate the location of U-Boot in the flash - Save the environment in one sector of the flash memory - MTD Support Signed-off-by: Ricardo Ribalda Delgado <ricardo.ribalda@uam.es> Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: ML507: U-Boot in flash and System ACERicardo Ribalda Delgado2008-07-301-9/+8
| | | | | | | | This patch allows booting from FLASH the ML507 board by Xilinx. Previously, U-Boot needed to be loaded from JTAG or a Sytem ACE CF Signed-off-by: Ricardo Ribalda Delgado <ricardo.ribalda@uam.es> Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: ML507 Board SupportRicardo Ribalda Delgado2008-07-181-0/+116
| | | | | | | | | | | | | | | | | | | | | The Xilinx ML507 Board is a Virtex 5 prototyping board that includes, among others: -Virtex 5 FX FPGA (With a ppc440x5 in it) -256MB of SDRAM2 -32MB of Flash -I2C Eeprom -System ACE chip -Serial ATA connectors -RS232 Level Conversors -Ethernet Transceiver This patch gives support to a standard design produced by EDK for this board: ppc440, uartlite, xilinx_int and flash - Includes Changes propossed by Stefan Roese and Michal Simek Signed-off-by: Ricardo Ribalda Delgado <ricardo.ribalda@uam.es> Acked-by: Stefan Roese <sr@denx.de>
* Merge branch 'master' of /home/stefan/git/u-boot/u-boot into nextStefan Roese2008-07-177-95/+464
|\
| * Merge branch 'master' of git://git.denx.de/u-boot-mpc5xxxWolfgang Denk2008-07-151-0/+316
| |\
| | * mpc5xxx: Add MVBC_P board supportAndre Schwarz2008-07-151-0/+316
| | | | | | | | | | | | | | | | | | | | | | | | The MVBC_P is a MPC5200B based camera system with Intel Gigabit ethernet controller (using e1000) and custom Altera Cyclone-II FPGA on PCI. Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de> Signed-off-by: Grant Likely <grant.likely@secretlab.ca>
| * | Merge branch 'master' of git://git.denx.de/u-boot-mpc86xxWolfgang Denk2008-07-152-8/+8
| |\ \
| | * | Update Freescale sys_eeprom.c to handle CCID formatsTimur Tabi2008-07-152-8/+8
| | |/ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Update the sys_eeprom.c file to handle both NXID and CCID EEPROM formats. The NXID format replaces the older CCID format, but it's important to support both since most boards out there still use the CCID format. This change is in preparation for using one file to handle both formats. This will also unify EEPROM support for all Freescale 85xx and 86xx boards. Also update the 86xx board header files to use the standard CFG_I2C_EEPROM_ADDR instead of ID_EEPROM_ADDR. Signed-off-by: Timur Tabi <timur@freescale.com>
| * | Merge branch 'master' of git://git.denx.de/u-boot-mpc85xxWolfgang Denk2008-07-153-82/+136
| |\ \ | | |/ | |/|
| | * Clean up INIT_RAM optionsAndy Fleming2008-07-141-17/+5
| | | | | | | | | | | | | | | | | | | | | | | | | | | The L2_INIT_RAM option was unused, and recent changes to the TLB code meant that the INIT_RAM TLBs weren't being cleared out. In order to reduce the amount of mapped space attached to nothing, we change things so the TLBs get cleared. Signed-off-by: Andy Fleming <afleming@freescale.com>
| | * Remove fake flash bank from 8544 DSAndy Fleming2008-07-141-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | The fake flash bank was generating errors for anyone who didn't have a PromJET hooked up to the board. As that constitutes the vast majority of users, we remove it. Signed-off-by: Andy Fleming <afleming@freescale.com>
| | * MPC8544DS: Add ATI Video card supportKumar Gala2008-07-141-2/+22
| | | | | | | | | | | | | | | | | | Add support for using a PCIe ATI Video card on PCIe2. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
| | * sbc8560: enable CONFIG_OF_LIBFDT by defaultPaul Gortmaker2008-07-141-0/+5
| | | | | | | | | | | | | | | | | | | | | Make the default build for the sbc8560 board be powerpc capable with libfdt support. Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
| | * Fix indentation for default boot environment variablesAndy Fleming2008-07-141-19/+19
| | | | | | | | | | | | | | | | | | | | | This was proposed by Paul Gortmaker in response to Wolfgang's comments on similar #defines in sbc8560.h. Signed-off-by: Andy Fleming <afleming@freescale.com>
| | * sbc8560: add default fdt valuesPaul Gortmaker2008-07-141-5/+33
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Add in the default fdt settings and the typical EXTRA_ENV settings as borrowed from the mpc8560ads. Fix a couple of stale references to the mpc8560ads dating back to the original clone/fork. Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
| | * sbc8560: define eth0 and eth1 instead of eth1 and eth2Paul Gortmaker2008-07-141-26/+29
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The existing config doesn't define CONFIG_HAS_ETH0, and so the fdt support doesn't update the zeros in the dtb local-mac with real data from the u-boot env. Since the existing config is tailored to just two interfaces, get rid of the ETH2 definitions at the same time. Also don't include any end user specific data into the environment by default -- things like MAC address, network parameters etc. need to come from the end user. Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
| | * sbc8560: proper definitions for TSEC.Paul Gortmaker2008-07-141-10/+22
| | | | | | | | | | | | | | | | | | | | | | | | | | | The definitions for the TSEC have become out of date. There is no longer any such options like "CONFIG_MPC85xx_TSEC1" or similar. Update to match those of other boards, like the MPC8560ADS. Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com> Acked-by: Ben Warren <biggerbadderben@gmail.com>
| | * Remove LBC_CACHE_BASE from 8544 DSAndy Fleming2008-07-141-2/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The 8544 DS doesn't have any cacheable Local Bus memories set up. By mapping space for some anyway, we were allowing speculative loads into unmapped space, which would cause an exception (annoying, even if ultimately harmless). Removing LBC_CACHE_BASE, and using LBC_NONCACHE_BASE for the LBC LAW solves the problem. Signed-off-by: Andy Fleming <afleming@freescale.com>
| * | Fix some more printf() format issues.Wolfgang Denk2008-07-131-5/+4
| |/ | | | | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* | Merge branch 'master' of /home/stefan/git/u-boot/u-boot into nextStefan Roese2008-07-146-5/+12
|\ \ | |/
| * hwmon: rename CONFIG_DS1722 to CONFIG_DTT_DS1722Michal Simek2008-07-131-1/+1
| | | | | | | | | | Signed-off-by: Michal Simek <monstr@monstr.eu> Acked-by: Stefan Roese <sr@denx.de>
| * Enable passing of ATAGs required by latest Linux kernel.Marcel Ziswiler2008-07-131-0/+4
| |
| * ARM: Fix for broken compilation when defining CONFIG_CMD_ELFHugo Villeneuve2008-07-131-0/+1
| | | | | | | | | | | | caused by missing dcache status/enable/disable functions. Signed-off-by: Hugo Villeneuve <hugo.villeneuve@lyrtech.com>
| * Fix compile error caused by missing timer functionTsiChung Liew2008-07-111-0/+2
| | | | | | | | | | | | Add #define CONFIG_MCFTMR in EB+MCF-EV123.h configuration file Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
| * ColdFire: Fix code flash configuration for M547x/M548x boardsTsiChung Liew2008-07-112-4/+4
| | | | | | | | Signed-off-by: Kurt Mahan <kmahan@freescale.com>
* | ppc4xx: Some Rewood cleanups (coding style, leading white spaces)Stefan Roese2008-07-111-6/+6
| | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
* | ppc4xx: Cleanup Katmai & Yucca PCIe register usageStefan Roese2008-07-111-1/+0
| | | | | | | | | | | | | | This patch cleans up the 440SPe PCIe register usage. Now only defines from the include/asm-ppc/4xx_pcie.h are used. Signed-off-by: Stefan Roese <sr@denx.de>
* | ppc4xx: Consolidate PPC4xx UIC definesStefan Roese2008-07-111-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | This 2nd patch now removes all UIC mask bit definition. They should be generated from the vectors by using the UIC_MASK() macro from now on. This way only the vectors need to get defined for new PPC's. Also only the really used interrupt vectors are now defined. This makes definitions for new PPC versions easier and less error prone. Another part of this patch is that the 4xx emac driver got a little cleanup, since now the usage of the interrupts is clearer. Signed-off-by: Stefan Roese <sr@denx.de>
* | ppc4xx: Add MII mode support to the EMAC RGMII BridgeGrant Erickson2008-07-112-0/+2
| | | | | | | | | | | | | | | | | | This patch adds support for placing the RGMII bridge on the PPC405EX(r) into MII/GMII mode and allows a board-specific configuration to specify the bridge mode at compile-time. Signed-off-by: Grant Erickson <gerickson@nuovations.com> Signed-off-by: Stefan Roese <sr@denx.de>
* | ppc4xx: Add Mnemonics for AMCC/IBM DDR2 SDRAM ControllerGrant Erickson2008-07-111-30/+115
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch completes the preprocessor mneomics for the IBM DDR2 SDRAM controller registers (MODT and INITPLR) used by the PowerPC405EX(r). The MMODE and MEMODE registers are unified with their peer values used for the INITPLR MR and EMR registers, respectively. Finally, a spelling typo is correct (MANUEL to MANUAL). With these mnemonics in place, the CFG_SDRAM0_* magic numbers for Kilauea are replaced by equivalent mnemonics to make it easier to compare and contrast other 405EX(r)-based boards (e.g. during board bring-up). Finally, unified the SDRAM controller register dump routine such that it can be used across all processor variants that utilize the IBM DDR2 SDRAM controller core. It produces output of the form: PPC4xx IBM DDR2 Register Dump: ... SDRAM_MB0CF[40] = 0x00006701 ... which is '<mnemonic>[<DCR #>] = <value>'. The DCR number is included since it is not uncommon that the DCR values in header files get mixed up and it helps to validate, at a glance, they match what is printed in the user manual. Tested on: AMCC Kilauea/Haleakala: - NFS Linux Boot: PASSED - NAND Linux Boot: PASSED Signed-off-by: Grant Erickson <gerickson@nuovations.com> Signed-off-by: Stefan Roese <sr@denx.de>
* | ppc4xx: Add initial 460SX reference board (redwood) config file and defines.Feng Kan2008-07-111-0/+186
|/ | | | | Signed-off-by: Feng Kan <fkan@amcc.com> Signed-off-by: Stefan Roese <sr@denx.de>
* Merge branch 'master' of git://git.denx.de/u-boot-mpc512xWolfgang Denk2008-07-101-7/+32
|\
| * Configuration changes for ADS5121 Rev 3Martha Marx2008-07-101-7/+31
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | ADS5121 Rev 3 board is now the default config config targets are now ads5121_config Rev 3 board with PCI M41T62 on board RTC 512MB DRAM ads5121_rev2_config Rev 2 board with No PCI 256MB DRAM Signed-off-by: Martha Marx <mmarx@silicontkx.com> Acked-by: Grant Likely <grant.likely@secretlab.ca> Acked-by: John Rigby <jrigby@freescale.com>
| * Consolidate ADS5121 IO Pin configurationMartha Marx2008-07-101-0/+1
| | | | | | | | | | | | | | | | | | | | | | Consolidate ADS5121 IO Pin configuration to one file board/ads5121/iopin.c. Remove pin config from cpu/mpc512x/fec.c Signed-off-by: Martha Marx <mmarx@silicontkx.com> Acked-by: Grant Likely <grant.likely@secretlab.ca> Acked-by: John Rigby <jrigby@freescale.com>
* | Merge commit 'wd/master'Jon Loeliger2008-07-1018-81/+227
|\ \ | |/
| * ppc4xx: Enable support for > 2GB SDRAM on AMCC KatmaiStefan Roese2008-07-101-0/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | Newer PPC's like 440SPe, 460EX/GT can be equipped with more than 2GB of SDRAM. To support such configurations, we "only" map the first 2GB via the TLB's. We need some free virtual address space for the remaining peripherals like, SoC devices, FLASH etc. Note that ECC is currently not supported on configurations with more than 2GB SDRAM. This is because we only map the first 2GB on such systems, and therefore the ECC parity byte of the remaining area can't be written. Signed-off-by: Stefan Roese <sr@denx.de>
| * ppc4xx: Remove implementation of testdram() from Korat board supportLarry Johnson2008-07-101-1/+0
| | | | | | | | | | Signed-off-by: Larry Johnson <lrj@acm.org> Signed-off-by: Stefan Roese <sr@denx.de>
| * ppc4xx: Update and add FDT to Korat board supportLarry Johnson2008-07-101-3/+7
| | | | | | | | | | Signed-off-by: Larry Johnson <lrj@acm.org> Signed-off-by: Stefan Roese <sr@denx.de>
| * ARM: Fix for wrong patch version applied for Lyrtech SFF-SDR board (ARM926EJS)Hugo Villeneuve2008-07-101-48/+21
| | | | | | | | | | | | | | | | ARM: Fix for incorrect version of patch applied when adding support for the Lyrtech SFF-SDR board. Signed-off-by: Hugo Villeneuve <hugo.villeneuve@lyrtech.com> Signed-off-by: Philip Balister, OpenSDR <philip@opensdr.com>
| * avr32: Use CONFIG_ATMEL_MCI to select the atmel_mci driverHaavard Skinnemoen2008-07-105-0/+5
| | | | | | | | | | | | | | | | | | After we move the atmel_mci driver into drivers/mmc, we can't select it with CONFIG_MMC anymore. Introduce a new symbol specifically for this driver so that there's no ambiguity. Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com> Acked-by: Jean-Chritophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
| * FDT memory and pci node fixes for MPC8260ADSMatvejchikov Ilya2008-07-091-0/+7
| | | | | | | | Signed-off-by: Matvejchikov Ilya <matvejchikov@gmail.com>
| * sh: Fix compile error sh7763rdp boardNobuhiro Iwamatsu2008-07-081-10/+0
| | | | | | | | | | | | Disable SH ether driver. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * sh: Update Renesas R2DPlus boardNobuhiro Iwamatsu2008-07-071-33/+9
| | | | | | | | | | | | | | | | New NOR Flash board support and remove old type flash board config. And Remove network setting from config file. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * sh: Update Renesas R7780MP boardNobuhiro Iwamatsu2008-07-071-18/+23
| | | | | | | | | | | | | | New NOR Flash board support and remove network setting from config file. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * sh: Update Renesas Migo-R boardNobuhiro Iwamatsu2008-07-071-4/+0
| | | | | | | | | | | | | | Remove network setting from config file. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * sh: Update Hitachi MS7722SE boardNobuhiro Iwamatsu2008-07-071-4/+0
| | | | | | | | | | | | | | Remove network setting from config file. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
| * Merge branch 'master' of git://www.denx.de/git/u-boot-avr32Wolfgang Denk2008-07-071-0/+6
| |\
| | * avr32: Enable SPI flash support on ATNGW100Haavard Skinnemoen2008-06-201-0/+6
| | | | | | | | | | | | | | | | | | | | | The ATNGW100 has 8MB DataFlash on board. Give users access to it through the new SPI flash framework. Signed-off-by: Haavard Skinnemoen <haavard.skinnemoen@atmel.com>
| * | Merge branch 'master' of git://www.denx.de/git/u-boot-mpc83xxWolfgang Denk2008-07-071-2/+3
| |\ \
OpenPOWER on IntegriCloud