summaryrefslogtreecommitdiffstats
path: root/include/configs/chromebook_link.h
Commit message (Expand)AuthorAgeFilesLines
* x86: config: chromebook_link: Enable environmentSimon Glass2015-01-241-0/+7
* x86: config: Enable hook for saving MRC configurationSimon Glass2015-01-241-0/+1
* x86: Remove CONFIG_DISPLAY_CPUINFO in chromebook_link.hBin Meng2015-01-131-1/+0
* x86: Make chromebook_link the default board for corebootBin Meng2015-01-131-1/+0
* x86: Move CONFIG_SYS_CAR_xxx to KconfigBin Meng2015-01-131-2/+2
* x86: Move CONFIG_X86_RESET_VECTOR and CONFIG_SYS_X86_START16 to KconfigBin Meng2015-01-131-2/+0
* x86: Rename coreboot-serial to x86-serialBin Meng2014-12-181-1/+1
* x86: Include FSP and CMC binary in the u-boot.rom build rulesBin Meng2014-12-181-1/+1
* x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng2014-12-181-1/+1
* x86: chromebook_link: Enable the Chrome OS ECSimon Glass2014-11-251-0/+5
* x86: chromebook_link: Enable the x86 emulatorSimon Glass2014-11-251-0/+4
* x86: config: Enable video support for chromebook_linkSimon Glass2014-11-251-7/+3
* x86: config: Enable SPI for chromebook_linkSimon Glass2014-11-251-4/+0
* x86: config: Enable USB on linkSimon Glass2014-11-251-2/+0
* x86: dts: Add SATA settings for linkSimon Glass2014-11-251-1/+0
* x86: config: Enable plug-and-play for link PCISimon Glass2014-11-251-0/+3
* x86: Remove board_early_init_r()Simon Glass2014-11-251-1/+0
* x86: ivybridge: Implement SDRAM initSimon Glass2014-11-211-0/+4
* x86: chromebook_link: Enable GPIO supportSimon Glass2014-11-211-3/+1
* x86: ivybridge: Enable PCI in early initSimon Glass2014-11-211-2/+12
* x86: Build a .rom file which can be flashed to an x86 machineSimon Glass2014-11-211-0/+2
* x86: Add chromebook_link boardSimon Glass2014-11-211-0/+60
OpenPOWER on IntegriCloud