summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 7Marek Vasut2015-08-081-12/+9
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 6Marek Vasut2015-08-081-89/+88
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 5Marek Vasut2015-08-081-46/+44
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 4Marek Vasut2015-08-081-17/+23
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 3Marek Vasut2015-08-081-66/+60
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 2Marek Vasut2015-08-081-170/+146
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_center() part 1Marek Vasut2015-08-081-221/+197
* ddr: altera: Clean up rw_mgr_mem_calibrate_writes()Marek Vasut2015-08-081-12/+24
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 5Marek Vasut2015-08-081-4/+13
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 4Marek Vasut2015-08-081-9/+11
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 3Marek Vasut2015-08-081-4/+3
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 2Marek Vasut2015-08-081-15/+15
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test() part 1Marek Vasut2015-08-081-13/+16
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test_all_ranks()Marek Vasut2015-08-081-15/+25
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 7Marek Vasut2015-08-081-0/+6
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 6Marek Vasut2015-08-081-17/+14
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 5Marek Vasut2015-08-081-6/+6
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 4Marek Vasut2015-08-081-54/+49
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 3Marek Vasut2015-08-081-2/+3
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 2Marek Vasut2015-08-081-10/+0
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase() part 1Marek Vasut2015-08-081-80/+70
* ddr: altera: Clean up find_vfifo_read()Marek Vasut2015-08-081-19/+18
* ddr: altera: Clean up rw_mgr_*_vfifo() part 2Marek Vasut2015-08-081-51/+41
* ddr: altera: Clean up rw_mgr_*_vfifo() part 1Marek Vasut2015-08-081-4/+18
* ddr: altera: Clean up sdr_*_phase() part 10Marek Vasut2015-08-081-17/+42
* ddr: altera: Clean up sdr_*_phase() part 9Marek Vasut2015-08-081-11/+11
* ddr: altera: Clean up sdr_*_phase() part 8Marek Vasut2015-08-081-6/+3
* ddr: altera: Clean up sdr_*_phase() part 7Marek Vasut2015-08-081-5/+6
* ddr: altera: Clean up sdr_*_phase() part 6Marek Vasut2015-08-081-31/+9
* ddr: altera: Clean up sdr_*_phase() part 5Marek Vasut2015-08-081-55/+72
* ddr: altera: Clean up sdr_*_phase() part 4Marek Vasut2015-08-081-31/+10
* ddr: altera: Clean up sdr_*_phase() part 3Marek Vasut2015-08-081-9/+12
* ddr: altera: Clean up sdr_*_phase() part 2Marek Vasut2015-08-081-20/+20
* ddr: altera: Clean up sdr_*_phase() part 1Marek Vasut2015-08-081-3/+3
* ddr: altera: Clean up sdr_find_window_centre() part 3Marek Vasut2015-08-081-15/+20
* ddr: altera: Clean up sdr_find_window_centre() part 2Marek Vasut2015-08-081-16/+15
* ddr: altera: Clean up sdr_find_window_centre() part 1Marek Vasut2015-08-081-32/+32
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...Marek Vasut2015-08-081-56/+47
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...Marek Vasut2015-08-081-7/+1
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...Marek Vasut2015-08-081-10/+8
* ddr: altera: Clean up rw_mgr_mem_calibrate_vfifo_find_dqs_en_phase_sweep_dq_i...Marek Vasut2015-08-081-31/+30
* ddr: altera: Clean up rw_mgr_mem_calibrate_read_test_patterns()Marek Vasut2015-08-081-46/+50
* ddr: altera: Zap rw_mgr_mem_calibrate_read_test_patterns_all_ranks()Marek Vasut2015-08-081-9/+2
* ddr: altera: Minor rw_mgr_mem_calibrate_read_load_patterns() cleanupMarek Vasut2015-08-081-6/+14
* ddr: altera: Extract Centering DQ/DQS from rw_mgr_mem_calibrate_vfifo()Marek Vasut2015-08-081-27/+57
* ddr: altera: Extract DQS enable calibration from rw_mgr_mem_calibrate_vfifo()Marek Vasut2015-08-081-3/+29
* ddr: altera: Extract guaranteed write from rw_mgr_mem_calibrate_vfifo()Marek Vasut2015-08-081-22/+54
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 7Marek Vasut2015-08-081-8/+6
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 6Marek Vasut2015-08-081-20/+14
* ddr: altera: Internal rw_mgr_mem_calibrate_vfifo() cleanup part 5Marek Vasut2015-08-081-7/+6
OpenPOWER on IntegriCloud