| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | powerpc/mpc85xx: Rewrite spin table to comply with ePAPR v1.1 | York Sun | 2012-10-22 | 1 | -0/+26 |
| Move spin table to cached memory to comply with ePAPR v1.1. Load R3 with 64-bit value if CONFIG_SYS_PPC64 is defined. 'M' bit is set for DDR TLB to maintain cache coherence. See details in doc/README.mpc85xx-spin-table. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com> | |||||
 |
index : talos-obmc-uboot | |
| Talos™ II U-Boot sources for OpenBMC | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|