summaryrefslogtreecommitdiffstats
path: root/cpu
Commit message (Collapse)AuthorAgeFilesLines
* ppc4xx: Code cleanupStefan Roese2007-08-021-1/+1
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* [ppc440SPe] Graceful recovery from machine check during PCIe configurationGrzegorz Bernacki2007-08-023-9/+57
| | | | | | | | | | | During config transactions on the PCIe bus an attempt to scan for a non-existent device can lead to a machine check exception with certain peripheral devices. In order to avoid crashing in such scenarios the instrumented versions of the config cycle read routines are introduced, so the exceptions fixups framework can gracefully recover. Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com> Acked-by: Rafal Jaworowski <raj@semihalf.com>
* [ppc4xx] Separate settings for PCIe bus numbering on 440SPe rev.ARafal Jaworowski2007-08-021-3/+8
| | | | | | | | | This brings back separate settings for PCIe bus numbers depending on chip revision, which got eliminated in 2b393b0f0af8402ef43b25c1968bfd29714ddffa commit. 440SPe rev. A does NOT work properly with the same settings as for the rev. B (no devices are seen on the bus during enumeration). Signed-off-by: Rafal Jaworowski <raj@semihalf.com>
* ppc4xx: Update AMCC Bamboo 440EP supportEugene OBrien2007-07-311-1/+1
| | | | | | | | | | | | | | | Changed storage type of cfg_simulate_spd_eeprom to const Changed storage type of gpio_tab to stack storage (Cannot access global data declarations in .bss until afer code relocation) Improved SDRAM tests to catch problems where data is not uniquely addressable (e.g. incorrectly programmed SDRAM row or columns) Added CONFIG_PROG_SDRAM_TLB to support Bamboo SIMM/DIMM modules Fixed AM29LV320DT (OpCode Flash) sector map Signed-off-by: Eugene OBrien <eugene.obrien@advantechamt.com> Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Only print ECC related info when the error bis are setStefan Roese2007-07-301-14/+24
| | | | Signed-off-by: Stefan Roese <sr@denx.de>
* ppc4xx: Fix bug with default GPIO output valueStefan Roese2007-07-201-2/+2
| | | | | | | As spotted by Matthias Fuchs, the default output values for all GPIO1 outputs were not setup correctly. This patch fixes this issue. Signed-off-by: Stefan Roese <sr@denx.de>
* Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-07-162-8/+15
|\
| * Update CHANGELOG, minor coding style cleanup.Wolfgang Denk2007-07-121-1/+1
| | | | | | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
| * Merge with /home/tur/git/u-boot#cm1_qp1Wolfgang Denk2007-07-121-7/+14
| |\
| | * CM1.QP1: Support for the Schindler CM1.QP1 board.Bartlomiej Sieka2007-07-111-7/+14
| | | | | | | | | | | | | | | Signed-off-by: Piotr Kruszynski <ppk@semihalf.com> Signed-off-by: Bartlomiej Sieka <tur@semihalf.com>
* | | ppc4xx: Code cleanupStefan Roese2007-07-161-1/+0
| | | | | | | | | | | | Signed-off-by: Stefan Roese <sr@denx.de>
* | | ppc4xx: Add new weak functions to support boardspecific DDR2 configurationStefan Roese2007-07-161-14/+44
| | | | | | | | | | | | | | | | | | | | | The new "weak" functions ddr_wrdtr() and ddr_clktr() are added to better support non default, boardspecific DDR(2) controller configuration. Signed-off-by: Stefan Roese <sr@denx.de>
* | | ppc4xx: Add remove_tlb() function to remove a mem area from TLB setupStefan Roese2007-07-161-1/+61
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new function remove_tlb() can be used to remove the TLB's used to map a specific memory region. This is especially useful for the DDR(2) setup routines which configure the SDRAM area temporarily as a cached area (for speedup on auto-calibration and ECC generation) and later need this area uncached for normal usage. Signed-off-by: Stefan Roese <sr@denx.de>
* | | ppc4xx: Change receive buffer handling in the 4xx emac driverStefan Roese2007-07-121-3/+5
|/ / | | | | | | | | | | | | This change fixes a bug in the receive buffer handling, that could lead to problems upon high network traffic (broadcasts...). Signed-off-by: Stefan Roese <sr@denx.de>
* | Coding style cleanup; update CHANGELOG.Wolfgang Denk2007-07-101-1/+1
| | | | | | | | Signed-off-by: Wolfgang Denk <wd@denx.de>
* | Merge with /home/hs/Atronic/u-bootWolfgang Denk2007-07-092-41/+61
|\ \ | |/ |/|
| * [PCS440EP] get rid of CONFIG_PPC4xx_USE_SPD_DDR_INIT_HANGHeiko Schocher2007-06-252-53/+58
| | | | | | | | Signed-off-by: Heiko Schocher <hs@denx.de>
| * [PCS440EP] upgrade the PCS440EP board:Heiko Schocher2007-06-222-41/+56
| | | | | | | | | | | | | | | | | | | | | | | | - Show on the Status LEDs, some States of the board. - Get the MAC addresses from the EEProm - use PREBOOT - use the CF on the board. - check the U-Boot image in the Flash with a SHA1 checksum. - use dynamic TLB entries generation for the SDRAM Signed-off-by: Heiko Schocher <hs@denx.de>
* | Merged POST framework with the current TOT.Sergei Poselenov2007-07-051-0/+8
| | | | | | | | Signed-off-by: Sergei Poselenov <sposelenov@emcraft.com>
* | Merge with /home/wd/git/u-boot/custodian/u-boot-testingWolfgang Denk2007-07-034-10/+10
|\ \
| * | Reduce CONFIG_MPC8YXX_TSECx to CONFIG_TSECxKim Phillips2007-05-173-9/+9
| | | | | | | | | | | | | | | | | | | | | For all practical u-boot purposes, TSECs don't differ throughout the mpc8[356]xx families; reduce CONFIG_MPC8YXX_TSECx to CONFIG_TSECx. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
| * | Merge with /home/git/u-bootWolfgang Denk2007-05-1716-279/+367
| |\ \
| * | | Fixes bug clearing the bss section for i386mushtaq khan2007-05-151-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Hi, There is a bug in the code of clearing the bss section for processor i386.(File: cpu/i386/start.S) In the code, bss_start addr (starting addr of bss section) is put into the register %eax, but the code which clears the bss section refers to the addr pointed by %edi. This patch fixes this bug by putting bss_start into %edi register. Signed-off-by: Mushtaq Khan <mushtaq_k@procsys.com>
* | | | Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-06-255-8/+10
|\ \ \ \
| * | | | Coding stylke cleanup; rebuild CHANGELOGWolfgang Denk2007-06-225-8/+8
| | | | |
| * | | | Extend POST support for PPC440Igor Lisitsin2007-06-221-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Added memory, CPU, UART, I2C and SPR POST tests for PPC440. Signed-off-by: Igor Lisitsin <igor@emcraft.com> --
* | | | | ppc4xx: PPC440EPx Emit DDR0 registers on machine check interruptNiklaus Giger2007-06-251-1/+86
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch prints the DDR status registers upon machine check interrupt on the 440EPx/GRx. This can be useful especially when ECC support is enabled. I added some small changes to the original patch from Niklaus to make it compile clean. Signed-off-by: Niklaus Giger <niklaus.giger@nestal.com> Signed-off-by: Stefan Roese <sr@denx.de>
* | | | | ppc4xx: Fix O=buildir buildsNiklaus Giger2007-06-251-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch fixes the problem to assemble cpu/ppc4xx/start.S experienced last week where building failed having specified O=../build.sequoia. Signed-off-by: Niklaus Giger <niklaus.giger@nestal.com>
* | | | | ppc4xx: Add pci_pre_init() for 405 boardsMatthias Fuchs2007-06-251-8/+22
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds support for calling a plattform dependant pci_pre_init() function for 405 boards. This can be used to move the current pci_405gp_fixup_irq() function into the board code. This patch also makes the CFG_PCI_PRE_INIT define obsolete. A default function with 'weak' attribute is used when a board specific pci_pre_init() is not implemented. Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
* | | | | ppc4xx: Fix problem with extended program_tlb() funtionStefan Roese2007-06-221-0/+8
|/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The recently extended program_tlb() function had a problem when multiple TLB's had to be setup (for example with 512MB of SDRAM). The virtual address was not incremented. This patch fixes this issue and is tested on Katmai with 512MB SDRAM. Signed-off-by: Stefan Roese <sr@denx.de>
* | | | [ppc] Fix build breakage for all non-4xx PowerPC variants.Rafal Jaworowski2007-06-2211-21/+20
| | | | | | | | | | | | | | | | | | | | - adapt to the more generic EXCEPTION_PROLOG and CRIT_EXCEPTION macros - minor 4xx cleanup
* | | | Coding style cleanup. Refresh CHANGELOG.Wolfgang Denk2007-06-202-138/+137
| | | |
* | | | Merge with git://www.denx.de/git/u-boot.gitStefan Roese2007-06-201-1/+1
|\ \ \ \ | | |_|/ | |/| |
| * | | Fix config problems on SC3 board; make ide_reset_timeout work.Wolfgang Denk2007-06-081-1/+1
| | | |
* | | | [ppc4xx] Fix problem with NAND booting on AMCC AcadiaStefan Roese2007-06-191-3/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The latest changes showed a problem with the location of the NAND-SPL image in the OCM and the init-data area (incl. cache). This patch fixes this problem. Signed-off-by: Stefan Roese <sr@denx.de>
* | | | Merge with /home/stefan/git/u-boot/denx-440-exceptionsStefan Roese2007-06-153-204/+242
|\ \ \ \
| * | | | ppc4xx: Clean up 440 exceptions handlingGrzegorz Bernacki2007-06-153-204/+242
| |/ / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - Introduced dedicated switches for building 440 and 405 images required for 440-specific machine instructions like 'rfmci' etc. - Exception vectors moved to the proper location (_start moved away from the critical exception handler space, which it occupied) - CriticalInput now serviced (with default handler) - MachineCheck properly serviced (added a dedicated handler and return subroutine) - Overall cleanup of exceptions declared with STD_EXCEPTION macro (unused, unhandled and those not relevant for 4xx were eliminated) - Eliminated Linux leftovers, removed dead code Signed-off-by: Grzegorz Bernacki <gjb@semihalf.com> Signed-off-by: Rafal Jaworowski <raj@semihalf.com> Signed-off-by: Stefan Roese <sr@denx.de>
* | | | [ppc4xx] Extend 44x GPIO setup with default output stateStefan Roese2007-06-151-0/+38
| | | | | | | | | | | | | | | | | | | | | | | | | | | | The board config array CFG_440_GPIO_TABLE for the ppc440 GPIO setup is extended with the default GPIO output state (level). Signed-off-by: Stefan Roese <sr@denx.de>
* | | | [ppc4xx] Extend program_tlb() with virtual & physical addressesStefan Roese2007-06-143-37/+48
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Now program_tlb() allows to program a TLB (or multiple) with different virtual and physical addresses. With this change, now one physical region (e.g. SDRAM) can be mapped 2 times, once with caches diabled and once with caches enabled. Signed-off-by: Stefan Roese <sr@denx.de>
* | | | [PATCH] fix gpio setting when using CFG_440_GPIO_TABLEBenoît Monin2007-06-081-2/+2
|/ / / | | | | | | | | | | | | | | | | | | | | | Set the correct value in GPIOx_TCR when configuring the gpio with CFG_440_GPIO_TABLE. Signed-off-by: Benoit Monin <bmonin@adeneo.eu> Signed-off-by: Stefan Roese <sr@denx.de>
* | | Merge with /home/wd/git/u-boot/custodian/u-boot-mpc86xxWolfgang Denk2007-06-061-2/+0
|\ \ \
| * \ \ Merge branch 'mpc8641'Jon Loeliger2007-06-051-2/+0
| |\ \ \
| | * | | mpc8641 image size cleanupEd Swarthout2007-06-051-2/+0
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | e600 does not have a bootpg restriction. Move the version string to beginning of image at fff00000. Resetvec.S is not needed. Update flash copy instructions. Add tftpflash env variable Signed-off-by: Ed Swarthout <Ed.Swarthout@freescale.com> Signed-off-by: Jon Loeliger <jdl@freescale.com>
* | | | | Merge with /home/wd/git/u-boot/custodian/u-boot-armWolfgang Denk2007-06-067-0/+765
|\ \ \ \ \
| * \ \ \ \ Merge with git://www.denx.de/git/u-boot.gitPeter Pearse2007-05-1817-279/+378
| |\ \ \ \ \ | | | |_|_|/ | | |/| | |
| * | | | | Add the files for the SMN42 boardPeter Pearse2007-05-097-0/+765
| | |/ / / | |/| | |
* | | | | ppc4xx: Add NAND booting support for AMCC Acadia (405EZ) eval boardStefan Roese2007-06-061-17/+55
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds NAND booting support for the AMCC Acadia eval board. Please make sure to configure jumper J7 to position 2-3 when booting from NOR, and to position 1-2 when booting for NAND. I also added a board command to configure the I2C bootstrap EEPROM values. Right now only 267MHz is support for booting either via NOR or NAND FLASH. Here the usage: => bootstrap 267 nor ;to configure the board for 267MHz NOR booting => bootstrap 267 nand ;to configure the board for 267MHz NNAND booting Signed-off-by: Stefan Roese <sr@denx.de>
* | | | | [PATCH] Fix ppc4xx bootstrap letter displayed on startupBenoît Monin2007-06-041-1/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The attached patch is mainly cosmetic, allowing u-boot to display the correct bootstrap option letter according to the datasheets. The original patch was extended with 405EZ support by Stefan Roese. Signed-off-by: Benoit Monin <bmonin@adeneo.eu> Signed-off-by: Stefan Roese <sr@denx.de>
* | | | | Merge with /home/stefan/git/u-boot/bamboo-nandStefan Roese2007-06-013-287/+349
|\ \ \ \ \
| * | | | | ppc4xx: Add NAND booting support for AMCC Bamboo (440EP) eval boardStefan Roese2007-06-011-92/+129
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This patch adds NAND booting support for the AMCC Bamboo eval board. Since the NAND-SPL boot image is limited to 4kbytes, this version only supports the onboard 64MBytes of DDR. The DIMM modules can't be supported, since the setup code for I2C DIMM autodetection and configuration is too big for this NAND bootloader. Signed-off-by: Stefan Roese <sr@denx.de>
OpenPOWER on IntegriCloud