summaryrefslogtreecommitdiffstats
path: root/arch/x86
Commit message (Expand)AuthorAgeFilesLines
* x86: Add support for Advantech SOM-6896George McCollister2015-10-212-1/+45
* x86: ivybridge: Enable the MRC cacheBin Meng2015-10-211-8/+2
* x86: ivybridge: Measure the MRC code execution timeSimon Glass2015-10-211-0/+3
* x86: ivybridge: Fix car_uninit() to correctly set run stateSimon Glass2015-10-211-1/+1
* x86: ivybridge: Check the RTC return valueSimon Glass2015-10-211-3/+10
* x86: ivybridge: Use 'ret' instead of 'rcode'Simon Glass2015-10-211-8/+8
* x86: chromebook_link: Enable the debug UARTSimon Glass2015-10-211-0/+7
* x86: Init the debug UART if enabledSimon Glass2015-10-211-8/+3
* x86: Pass correct cpu_index to ap_init()Bin Meng2015-10-211-2/+2
* x86: galileo: Enable mrc cacheBin Meng2015-10-211-0/+4
* x86: quark: Implement mrc cacheBin Meng2015-10-212-7/+64
* x86: ivybridge: Correct two typos for MRCBin Meng2015-10-211-2/+2
* x86: Remove unused rw-mrc-cache properties in the link and panther dts filesBin Meng2015-10-212-5/+0
* x86: baytrail: Issue full system reset in reset_cpu()Bin Meng2015-10-211-0/+6
* x86: Enable mrc cache for bayleybay and minnowmaxBin Meng2015-10-212-0/+12
* x86: baytrail: Save mrc cache to spi flashBin Meng2015-10-211-0/+19
* x86: fsp: Pass mrc cache to fsp_init() and save it to gd after fsp_init()Bin Meng2015-10-212-1/+35
* x86: Use struct mrc_region to describe a mrc regionBin Meng2015-10-213-15/+27
* x86: ivybridge: Use APIs provided in the mrccache libBin Meng2015-10-211-108/+4
* x86: Add more common routines to manipulate mrc cacheBin Meng2015-10-212-0/+140
* x86: Add various minor tidy-ups in mrccache codesBin Meng2015-10-212-18/+16
* x86: Do sanity test on the cache record in mrccache_update()Bin Meng2015-10-212-1/+4
* x86: Move mrccache.[c|h] to a common placeBin Meng2015-10-215-4/+3
* x86: Add ENABLE_MRC_CACHE Kconfig optionBin Meng2015-10-211-0/+8
* x86: fsp: Add a hdr sub-command to show header informationBin Meng2015-10-211-1/+31
* x86: fsp: Make hob command a sub-command to fspBin Meng2015-10-213-7/+28
* x86: fsp: Print GUID whenever applicable in the hob command outputBin Meng2015-10-211-3/+19
* x86: fsp: Compact the output of hob commandBin Meng2015-10-211-14/+14
* x86: Add SMBIOS table supportBin Meng2015-10-215-0/+522
* x86: Move install_e820_map() out of zimage.cBin Meng2015-10-215-29/+41
* x86: Initialize GDT entry 1 to be the 32-bit CS as wellBin Meng2015-10-211-1/+6
* x86: Allow disabling IGD on Intel QueensbayBin Meng2015-10-213-0/+32
* x86: ivybridge: Remove the dead codes that programs pci bridgeBin Meng2015-10-211-32/+0
* x86: fsp: Report correct number of E820 table entriesBin Meng2015-09-281-1/+2
* x86: quark: Configure MTRR to enable cacheBin Meng2015-09-163-0/+111
* x86: galileo: Add PCIe root port IRQ routingBin Meng2015-09-161-0/+12
* x86: quark: Initialize thermal sensor properlyBin Meng2015-09-162-0/+54
* x86: quark: Lock HMBOUND register before jumping to kernelBin Meng2015-09-162-0/+4
* x86: quark: Convert to use clrbits, setbits, clrsetbits macrosBin Meng2015-09-161-51/+21
* x86: quark: Add clrbits, setbits, clrsetbits macros for message port accessBin Meng2015-09-161-0/+31
* x86: quark: Add PCIe/USB static register programming after memory initBin Meng2015-09-162-0/+86
* x86: Convert to use driver model eth on quark/galileoBin Meng2015-09-161-19/+0
* x86: quark: Add USB PHY initialization supportBin Meng2015-09-092-0/+49
* x86: Convert to use driver model pci on quark/galileoBin Meng2015-09-094-78/+6
* x86: Enable PCIe controller on quark/galileoBin Meng2015-09-092-0/+105
* x86: quark: Avoid chicken and egg problemBin Meng2015-09-091-15/+15
* x86: quark: Optimize MRC execution timeBin Meng2015-09-092-22/+57
* x86: coreboot: Convert to use more dm driversBin Meng2015-09-091-6/+0
* x86: panther: Add PCI and video configurationSimon Glass2015-09-091-0/+10
* exynos: x86: dts: Add tpm nodes to the device tree for Chrome OS devicesSimon Glass2015-08-312-0/+10
OpenPOWER on IntegriCloud