summaryrefslogtreecommitdiffstats
path: root/arch/x86
Commit message (Expand)AuthorAgeFilesLines
* x86: Remove HAVE_ACPI_RESUMEBin Meng2015-12-093-34/+0
* x86: Remove CPU_INTEL_SOCKET_RPGA989Bin Meng2015-12-091-11/+4
* x86: Clean up ivybridge/chrome Kconfig optionsBin Meng2015-12-091-30/+0
* x86: ivybridge: Remove NORTHBRIDGE_INTEL_SANDYBRIDGEBin Meng2015-12-092-33/+1
* x86: Move i8254_init() to x86_cpu_init_f()Bin Meng2015-12-091-0/+5
* x86: Fix PCI UART compatible string for crownbay and galileoBin Meng2015-12-092-5/+5
* dm: pci: Disable PCI compatibility functions by defaultSimon Glass2015-12-011-0/+3
* x86: tsc: Move tsc_timer.c to drivers/timerBin Meng2015-12-012-390/+0
* x86: tsc: Remove legacy timer codesBin Meng2015-12-015-80/+0
* x86: Convert to use driver model timerBin Meng2015-12-0118-39/+32
* x86: tsc: Add driver model timer supportBin Meng2015-12-011-0/+65
* x86: tsc: Use notrace from <linux/compiler.h>Bin Meng2015-12-011-3/+3
* x86: Remove MIN_PORT80_KCLOCKS_DELAYBin Meng2015-12-012-20/+0
* ns16550: unify serial_x86Thomas Chou2015-11-201-1/+1
* x86: qemu: Convert to use driver model keyboardBin Meng2015-11-192-0/+2
* x86: crownbay: Convert to use driver model keyboardBin Meng2015-11-191-0/+1
* x86: Add an i8042 device for boards that have itSimon Glass2015-11-194-0/+17
* x86: Remove legacy pci codesBin Meng2015-11-133-71/+0
* x86: qemu: Convert to use driver model pciBin Meng2015-11-132-50/+0
* x86: qemu: Move chipset-specific codes from pci.c to qemu.cBin Meng2015-11-132-72/+82
* x86: qemu: Remove call to vgabios executionBin Meng2015-11-131-18/+1
* x86: queensbay: Really disable IGDBin Meng2015-11-132-10/+23
* x86: Move CONFIG_8259_PIC and CONFIG_8254_TIMER to KconfigBin Meng2015-11-131-0/+15
* x86: Rename pcat_ to i8254 and i8259 accordinglyBin Meng2015-11-136-8/+8
* x86: Initialize i8254 timer counter 1Bin Meng2015-11-131-0/+10
* x86: Fix cosmetic issues in the i8254 and i8259 codesBin Meng2015-11-134-53/+52
* x86: Remove dead codes wrapped by PARANOID_IRQ_TRIGGERSBin Meng2015-11-131-16/+0
* x86: Rename CONFIG_SYS_NUM_IRQS to SYS_NUM_IRQSBin Meng2015-11-133-12/+10
* Various Makefiles: Add SPDX-License-Identifier tagsTom Rini2015-11-101-0/+4
* x86: Use the generic bitops headersFabio Estevam2015-11-051-1/+20
* x86: Add support for Advantech SOM-6896George McCollister2015-10-212-1/+45
* x86: ivybridge: Enable the MRC cacheBin Meng2015-10-211-8/+2
* x86: ivybridge: Measure the MRC code execution timeSimon Glass2015-10-211-0/+3
* x86: ivybridge: Fix car_uninit() to correctly set run stateSimon Glass2015-10-211-1/+1
* x86: ivybridge: Check the RTC return valueSimon Glass2015-10-211-3/+10
* x86: ivybridge: Use 'ret' instead of 'rcode'Simon Glass2015-10-211-8/+8
* x86: chromebook_link: Enable the debug UARTSimon Glass2015-10-211-0/+7
* x86: Init the debug UART if enabledSimon Glass2015-10-211-8/+3
* x86: Pass correct cpu_index to ap_init()Bin Meng2015-10-211-2/+2
* x86: galileo: Enable mrc cacheBin Meng2015-10-211-0/+4
* x86: quark: Implement mrc cacheBin Meng2015-10-212-7/+64
* x86: ivybridge: Correct two typos for MRCBin Meng2015-10-211-2/+2
* x86: Remove unused rw-mrc-cache properties in the link and panther dts filesBin Meng2015-10-212-5/+0
* x86: baytrail: Issue full system reset in reset_cpu()Bin Meng2015-10-211-0/+6
* x86: Enable mrc cache for bayleybay and minnowmaxBin Meng2015-10-212-0/+12
* x86: baytrail: Save mrc cache to spi flashBin Meng2015-10-211-0/+19
* x86: fsp: Pass mrc cache to fsp_init() and save it to gd after fsp_init()Bin Meng2015-10-212-1/+35
* x86: Use struct mrc_region to describe a mrc regionBin Meng2015-10-213-15/+27
* x86: ivybridge: Use APIs provided in the mrccache libBin Meng2015-10-211-108/+4
* x86: Add more common routines to manipulate mrc cacheBin Meng2015-10-212-0/+140
OpenPOWER on IntegriCloud