summaryrefslogtreecommitdiffstats
path: root/arch/blackfin/include/asm/clock.h
Commit message (Collapse)AuthorAgeFilesLines
* blackfin: spi clock is in sysclk1 domain instead of sysclk0Scott Jiang2014-08-071-1/+1
| | | | | Signed-off-by: Scott Jiang <scott.jiang.linux@gmail.com> Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
* blackfin: add spi and i2c specific get clock functionsSonic Zhang2014-02-201-0/+11
| | | | Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
* cosmetic: remove empty lines at the top of fileMasahiro Yamada2013-11-081-1/+0
| | | | Signed-off-by: Masahiro Yamada <yamada.m@jp.panasonic.com>
* blackfin: Correct early serial mess output in BYPASS boot mode.Sonic Zhang2013-05-131-1/+5
| | | | | | | | | | | | The early serial should not be configured again in initcode() for BYPASS boot mode and in start() for the other LDR boot modes. In BYPASS boot mode, the start up code is located in Nor flash address other than the DRAM address defined in link script. The code embedded string can't be addressed by its compile time symbol. Calculate it according to the flash offset. Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
* blackfin: Set correct early debug serial baudrate.Sonic Zhang2013-05-131-0/+74
Calculate the early uart clock from the system clock registers set by the bootrom other than the predefine uboot clock macros. Split the early baudrate setting function and the normal baudrate setting one. Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
OpenPOWER on IntegriCloud