summaryrefslogtreecommitdiffstats
path: root/arch/arm/cpu/armv7/omap5
Commit message (Expand)AuthorAgeFilesLines
* ARM: DRA7xx: Do not enable srcomp for DRA7xx Soc'sLokesh Vutla2013-06-101-0/+3
* ARM: OMAP5: DRA7xx: support class 0 optimized voltagesNishanth Menon2013-06-101-0/+10
* ARM: DRA7xx: power Add support for tps659038 PMICLokesh Vutla2013-06-101-1/+37
* ARM: OMAP4+: pmic: Make generic bus init and write functionsLokesh Vutla2013-06-101-0/+3
* ARM: OMAP2+: Rename asm/arch/clocks.h asm/arch/clock.hLokesh Vutla2013-06-102-2/+2
* ARM: OMAP5: clocks: Do not enable sgx clocksSricharan R2013-06-101-6/+0
* ARM: OMAP4+: Cleanup header filesLokesh Vutla2013-06-101-0/+2
* OMAP5: Fix bug in omap5_es1_prcm structLubomir Popov2013-06-101-0/+1
* OMAP5: add ABB setup for MPU voltage domainAndrii Tseglytskyi2013-06-101-0/+7
* OMAP3+: introduce generic ABB supportAndrii Tseglytskyi2013-06-102-0/+68
* ARM: OMAP4/5: Make OMAPx_SRAM_SCRATCH_ defines commonSRICHARAN R2013-05-103-4/+5
* ARM: OMAP5: Fix warm reset with USB cable connectedLokesh Vutla2013-05-102-0/+21
* OMAP5: USB: hsusbtll_clkctrl has to be in hw_auto for USB to workLubomir Popov2013-05-101-1/+1
* OMAP5: I2C: Enable i2c5 clocksLubomir Popov2013-05-101-0/+1
* arm: omap4: Fix SDRAM AUTO DETECTIONLokesh Vutla2013-04-081-1/+0
* arm: dra7xx: Add silicon id support for DRA752 socLokesh Vutla2013-03-111-0/+3
* arm: dra7xx: Add DDR related data for DRA752 ES1.0Lokesh Vutla2013-03-112-2/+25
* arm: dra7xx: Add control module changesLokesh Vutla2013-03-112-2/+75
* arm: dra7xx: clock: Add the dplls dataLokesh Vutla2013-03-111-3/+61
* arm: dra7xx: clock: Add the prcm changesLokesh Vutla2013-03-113-5/+234
* ARM: OMAP5: srcomp: enable slew rate compensation cells after powerupLokesh Vutla2013-03-112-1/+120
* ARM: OMAP5: Add DDR changes required for OMAP543X ES2.0 SOCsLokesh Vutla2013-03-112-2/+87
* ARM: OMAP4/5: clocks: Add the required OPP settings as per the latest addendumSRICHARAN R2013-03-111-99/+136
* ARM: OMAP5: clock: Add the prcm register changes required for ES2.0SRICHARAN R2013-03-112-0/+288
* ARM: OMAP5: Add silicon id support for ES2.0 revision.SRICHARAN R2013-03-111-11/+16
* ARM: OMAP5: Clean up iosettings codeLokesh Vutla2013-03-112-44/+67
* ARM: OMAP4+: Make control module register structure genericLokesh Vutla2013-03-113-56/+124
* ARM: OMAP4+: Cleanup emif specific filesLokesh Vutla2013-03-111-42/+77
* ARM: OMAP4+: Clean up the pmic codeSRICHARAN R2013-03-113-99/+43
* ARM: OMAP4+: Cleanup the clocks layerSRICHARAN R2013-03-112-396/+355
* ARM: OMAP4+: Change the PRCM structure prototype common for all SocsSRICHARAN R2013-03-114-108/+453
* ARM: OMAP4+: emif: Detect SDRAM from SDRAM config registerLokesh Vutla2013-03-112-2/+3
* ARM: OMAP4/5: Move USB clocks to essential group.SRICHARAN R2012-07-071-3/+3
* ARM: OMAP4/5: Move gpmc clocks to essential group.SRICHARAN R2012-07-071-1/+1
* ARM: OMAP4+: Move external phy initialisations to arch specific place.SRICHARAN R2012-07-071-0/+31
* OMAP5: Change voltages for omap5432Lokesh Vutla2012-07-071-10/+21
* OMAP5: EMIF: Add support for DDR3 deviceLokesh Vutla2012-07-071-0/+15
* OMAP5: ADD precalculated timings for ddr3Lokesh Vutla2012-07-071-1/+49
* OMAP5: Configure the io settings for omap5432 uevm boardLokesh Vutla2012-07-071-19/+79
* OMAP5: ADD chip detection for OMAP5432 SOCLokesh Vutla2012-07-071-1/+9
* ARM: OMAP5: dmm: Create a tiler trap section.SRICHARAN R2012-07-071-3/+3
* OMAP5: reset: Use cold reset in case of 5430ES1.0SRICHARAN R2012-05-151-0/+14
* OMAP5: ddr: Change the ddr device name.SRICHARAN R2012-05-152-16/+16
* OMAP4/5: Make the sysctrl structure commonSRICHARAN R2012-05-151-2/+2
* OMAP4/5: Make the silicon revision variable common.SRICHARAN R2012-05-151-3/+3
* OMAP5: hwinit: Add the missing break statementSRICHARAN R2012-05-151-0/+1
* OMAP5: palmas: Configure nominal opp vdd valuesSRICHARAN R2012-05-151-9/+23
* OMAP5: emif/ddr: Change emif settings as required for ES1.0 silicon.SRICHARAN R2012-05-151-19/+62
* OMAP5: io: Configure the io settings for omap5430 sevm board.SRICHARAN R2012-05-151-0/+83
* OMAP5: clocks: Change clock settings as required for ES1.0 silicon.SRICHARAN R2012-05-151-36/+73
OpenPOWER on IntegriCloud