diff options
author | Stefan Roese <sr@denx.de> | 2008-06-02 17:13:55 +0200 |
---|---|---|
committer | Stefan Roese <sr@denx.de> | 2008-06-03 20:22:03 +0200 |
commit | ec724f883ee3f3925e6c55027e8ffa70ada83303 (patch) | |
tree | fe01db2e9f65d2743d237714fae0526bd45bfc45 /nand_spl/board/amcc/kilauea/config.mk | |
parent | 17ceb069b85fbb9269c4dc09b2c237f88334c5ba (diff) | |
download | talos-obmc-uboot-ec724f883ee3f3925e6c55027e8ffa70ada83303.tar.gz talos-obmc-uboot-ec724f883ee3f3925e6c55027e8ffa70ada83303.zip |
ppc4xx: Change Kilauea to use the common DDR2 init function
This patch changes the kilauea and kilauea_nand (for NAND booting)
board port to not use a board specific DDR2 init routine anymore. Now
the common code from cpu/ppc4xx is used.
Thanks to Grant Erickson for all his basic work on this 405EX early
bootup.
Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'nand_spl/board/amcc/kilauea/config.mk')
-rw-r--r-- | nand_spl/board/amcc/kilauea/config.mk | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/nand_spl/board/amcc/kilauea/config.mk b/nand_spl/board/amcc/kilauea/config.mk index 22490918d0..d89ed3f047 100644 --- a/nand_spl/board/amcc/kilauea/config.mk +++ b/nand_spl/board/amcc/kilauea/config.mk @@ -29,8 +29,9 @@ # # On 4xx platforms the SPL is located at 0xfffff000...0xffffffff, # in the last 4kBytes of memory space in cache. -# We will copy this SPL into instruction-cache in start.S. So we set -# TEXT_BASE to starting address in i-cache here. +# We will copy this SPL into SDRAM since we can't access the NAND +# controller at CS0 while running from this location. So we set +# TEXT_BASE to starting address in SDRAM here. # TEXT_BASE = 0x00800000 |