summaryrefslogtreecommitdiffstats
path: root/include/fsl_esdhc.h
diff options
context:
space:
mode:
authorPeng Fan <van.freenix@gmail.com>2016-06-15 10:53:02 +0800
committerYork Sun <york.sun@nxp.com>2016-06-28 12:08:53 -0700
commit1483151e84161449c3f652a751a04e06b0723bff (patch)
treee51ba2518e0dfb3e457e1f1029870bf37d78429f /include/fsl_esdhc.h
parent84ecdf6da9eb102b2de87d5912d1554f44d33237 (diff)
downloadtalos-obmc-uboot-1483151e84161449c3f652a751a04e06b0723bff.tar.gz
talos-obmc-uboot-1483151e84161449c3f652a751a04e06b0723bff.zip
mmc: fsl: introduce wp_enable
Introudce wp_enable. To check WPSPL, wp_enable needs to be set to 1 in board code. Take i.MX6UL for example, for some boards, they do not use WP singal, so they does not configure USDHC1_WP_SELECT_INPUT, and its default value is 0(GPIO1_IO02). However GPIO1_IO02 is muxed for i2c usage and SION bit set. So USDHC controller can always get wp signal and WPSPL shows write protect and blocks driver continuing. This is not what we want to see, so add wp_enable, and if set to 0, just omit the WPSPL checking and this does not effect normal working of usdhc controller. If wp-gpios is provided in dts, wp_enable is set to 1, otherwise 0. Signed-off-by: Peng Fan <van.freenix@gmail.com> Cc: Pantelis Antoniou <panto@antoniou-consulting.com> Cc: York Sun <york.sun@nxp.com> Cc: Stefano Babic <sbabic@denx.de> Cc: Fabio Estevam <fabio.estevam@nxp.com> Tested-by: Fabio Estevam <fabio.estevam@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'include/fsl_esdhc.h')
-rw-r--r--include/fsl_esdhc.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/fsl_esdhc.h b/include/fsl_esdhc.h
index 78c67c880a..c6f46664c7 100644
--- a/include/fsl_esdhc.h
+++ b/include/fsl_esdhc.h
@@ -177,6 +177,7 @@ struct fsl_esdhc_cfg {
phys_addr_t esdhc_base;
u32 sdhc_clk;
u8 max_bus_width;
+ u8 wp_enable;
struct mmc_config cfg;
};
OpenPOWER on IntegriCloud