diff options
| author | Shaohui Xie <Shaohui.Xie@nxp.com> | 2016-01-28 15:38:15 +0800 |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2016-03-21 12:42:10 -0700 |
| commit | abc7d0f75c078524f713cb2d4b4efe1b1a122c60 (patch) | |
| tree | 93b1b221776309ecda58810f5ba0e2093ecc51f6 /arch | |
| parent | 2b690b9837b4bb6d3598e4259581e399d078bff8 (diff) | |
| download | talos-obmc-uboot-abc7d0f75c078524f713cb2d4b4efe1b1a122c60.tar.gz talos-obmc-uboot-abc7d0f75c078524f713cb2d4b4efe1b1a122c60.zip | |
armv8: ls2080ardb: invert irq pins polarity for AQR405 PHY
To use AQR405 PHY's interrupt, we need to invert the relative IRQ pins
polarity by setting IRQCR register, because AQR405 interrupt is low
active but GIC accepts high active.
Signed-off-by: Shaohui Xie <Shaohui.Xie@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'arch')
| -rw-r--r-- | arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h index 91f3ce843a..17c150ac8b 100644 --- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h +++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch3.h @@ -98,6 +98,10 @@ #define DCFG_DCSR_BASE 0X700100000ULL #define DCFG_DCSR_PORCR1 0x000 +/* Interrupt Sampling Control */ +#define ISC_BASE 0x01F70000 +#define IRQCR_OFFSET 0x14 + /* Supplemental Configuration */ #define SCFG_BASE 0x01fc0000 #define SCFG_USB3PRM1CR 0x000 |
