diff options
| author | Saksham Jain <saksham.jain@nxp.com> | 2016-03-23 16:24:39 +0530 |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2016-03-29 08:46:21 -0700 |
| commit | 809d343a1a778e68d519c04e01118bd8eb990eff (patch) | |
| tree | 2782b785de4347d9d5d16e53a39ad5d9b973a050 /arch/arm/include | |
| parent | bef238cb1e87f36bfbc7495b9eb933d06ce278ec (diff) | |
| download | talos-obmc-uboot-809d343a1a778e68d519c04e01118bd8eb990eff.tar.gz talos-obmc-uboot-809d343a1a778e68d519c04e01118bd8eb990eff.zip | |
armv8: ls2080: Add config for endianess of CCSR GUR
The GUR (DCFG) registers in CCSR space are in little endian format.
Define a config CONFIG_SYS_FSL_CCSR_GUR_LE in
arch/arm/include/asm/arch-fsl-layerscape/config.h
Signed-off-by: Aneesh Bansal <aneesh.bansal@nxp.com>
Signed-off-by: Saksham Jain <saksham.jain@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'arch/arm/include')
| -rw-r--r-- | arch/arm/include/asm/arch-fsl-layerscape/config.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-fsl-layerscape/config.h b/arch/arm/include/asm/arch-fsl-layerscape/config.h index cc25811fc1..ceefe431fd 100644 --- a/arch/arm/include/asm/arch-fsl-layerscape/config.h +++ b/arch/arm/include/asm/arch-fsl-layerscape/config.h @@ -82,6 +82,9 @@ /* Secure Boot */ #define CONFIG_ESBC_HDR_LS +/* DCFG - GUR */ +#define CONFIG_SYS_FSL_CCSR_GUR_LE + /* Cache Coherent Interconnect */ #define CCI_MN_BASE 0x04000000 #define CCI_MN_RNF_NODEID_LIST 0x180 |
