diff options
| author | Thierry Reding <treding@nvidia.com> | 2015-09-08 11:38:03 +0200 |
|---|---|---|
| committer | Tom Warren <twarren@nvidia.com> | 2015-09-16 16:11:31 -0700 |
| commit | aba11d4476b56eb7712184597eb303ae544f0c69 (patch) | |
| tree | e9b32cefb1b3a59f06b14fd3b522997dc3bf8ee9 /arch/arm/include/asm/arch-tegra124/clock.h | |
| parent | 20613c9231d53720b35ebe8ae67a9d4cf70a3620 (diff) | |
| download | talos-obmc-uboot-aba11d4476b56eb7712184597eb303ae544f0c69.tar.gz talos-obmc-uboot-aba11d4476b56eb7712184597eb303ae544f0c69.zip | |
ARM: tegra124: Clear IDDQ when enabling PLLC
Enabling a PLL while IDDQ is high. The Linux kernel checks for this
condition and warns about it verbosely, so while this seems to work
fine, fix it up according to the programming guidelines provided in
the Tegra K1 TRM (v02p), Section 5.3.8.1 ("PLLC and PLLC4 Startup
Sequence").
Reported-by: Nicolas Chauvet <kwizart@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
Diffstat (limited to 'arch/arm/include/asm/arch-tegra124/clock.h')
| -rw-r--r-- | arch/arm/include/asm/arch-tegra124/clock.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-tegra124/clock.h b/arch/arm/include/asm/arch-tegra124/clock.h index e202cc5a7f..ff99b9dfaf 100644 --- a/arch/arm/include/asm/arch-tegra124/clock.h +++ b/arch/arm/include/asm/arch-tegra124/clock.h @@ -16,6 +16,9 @@ #define OSC_FREQ_SHIFT 28 #define OSC_FREQ_MASK (0xF << OSC_FREQ_SHIFT) +/* CLK_RST_CONTROLLER_PLLC_MISC_0 */ +#define PLLC_IDDQ (1 << 26) + /* CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0 */ #define SOR0_CLK_SEL0 (1 << 14) #define SOR0_CLK_SEL1 (1 << 15) |
