path: root/arch/arm/include/asm/arch-tegra/clock.h
diff options
authorJimmy Zhang <>2014-01-24 10:37:36 -0700
committerTom Warren <>2014-02-03 09:46:45 -0700
commitb9dd6215ce280a460ff182f51e80b7f4bf8b019a (patch)
treeb8d28f6e2c5fb42f858fdcdf64bf906315af678f /arch/arm/include/asm/arch-tegra/clock.h
parent9399e540ca5b984582cddb1936ec44bf2756f8a1 (diff)
ARM: tegra: don't exceed AVP limits when configuring PLLP
Based on the Tegra TRM, the system clock (which is the AVP clock) can run up to 275MHz. On power on, the default sytem clock source is set to PLLP_OUT0. In function clock_early_init(), PLLP_OUT0 will be set to 408MHz which is beyond system clock's upper limit. The fix is to set the system clock to CLK_M before initializing PLLP, and then switch back to PLLP_OUT4, which has an appropriate divider configured, after PLLP has been configured Implement this logic in new function tegra30_set_up_pllp(), which sets up PLLP and all PLLP_OUT* dividers, and handles the AVP clock switching. Remove the duplicate PLLP setup from pllx_set_rate() and adjust_pllp_out_freqs(). Signed-off-by: Jimmy Zhang <> [swarren, significantly refactored the change] Signed-off-by: Stephen Warren <> Reviewed-by: Thierry Reding <> Tested-by: Thierry Reding <> Acked-by: Thierry Reding <> Signed-off-by: Tom Warren <>
Diffstat (limited to 'arch/arm/include/asm/arch-tegra/clock.h')
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/include/asm/arch-tegra/clock.h b/arch/arm/include/asm/arch-tegra/clock.h
index 2f85696a58..9d8114c4ec 100644
--- a/arch/arm/include/asm/arch-tegra/clock.h
+++ b/arch/arm/include/asm/arch-tegra/clock.h
@@ -320,4 +320,6 @@ int clock_set_rate(enum clock_id clkid, u32 n, u32 m, u32 p, u32 cpcon);
/* SoC-specific TSC init */
void arch_timer_init(void);
+void tegra30_set_up_pllp(void);
#endif /* _TEGRA_CLOCK_H_ */
OpenPOWER on IntegriCloud