path: root/Makefile
diff options
authorAneesh Bansal <>2015-06-16 10:36:00 +0530
committerYork Sun <>2015-07-31 08:50:18 -0700
commit467a40dfe35f48d830f01a72617207d03ca85b4d (patch)
tree611ccbd0ca161a8abd72b1481e7ac05547969887 /Makefile
parent7842950f7c05aa9d901308d149ad3d67237bb315 (diff)
powerpc/mpc85xx: SECURE BOOT- NAND secure boot target for P3041
Secure Boot Target is added for NAND for P3041. For mpc85xx SoCs, the core begins execution from address 0xFFFFFFFC. In case of secure boot, this default address maps to Boot ROM. The Boot ROM code requires that the bootloader(U-boot) must lie in 0 to 3.5G address space i.e. 0x0 - 0xDFFFFFFF. In case of NAND Secure Boot, CONFIG_SYS_RAMBOOT is enabled and CPC is configured as SRAM. U-Boot binary will be located on SRAM configured at address 0xBFF00000. In the U-Boot code, TLB entries are created to map the virtual address 0xFFF00000 to physical address 0xBFF00000 of CPC configured as SRAM. Signed-off-by: Saksham Jain <> Signed-off-by: Ruchika Gupta <> Signed-off-by: Aneesh Bansal <> Reviewed-by: York Sun <>
Diffstat (limited to 'Makefile')
1 files changed, 4 insertions, 0 deletions
diff --git a/Makefile b/Makefile
index 54ef2cd1a0..a95d0e3386 100644
--- a/Makefile
+++ b/Makefile
@@ -738,8 +738,12 @@ ALL-$(CONFIG_ONENAND_U_BOOT) += u-boot-onenand.bin
ifeq ($(CONFIG_SPL_FSL_PBL),y)
ALL-$(CONFIG_RAMBOOT_PBL) += u-boot-with-spl-pbl.bin
+ifneq ($(CONFIG_SECURE_BOOT), y)
+# For Secure Boot The Image needs to be signed and Header must also
+# be included. So The image has to be built explicitly
ALL-$(CONFIG_RAMBOOT_PBL) += u-boot.pbl
ALL-$(CONFIG_SPL) += spl/u-boot-spl.bin
ALL-$(CONFIG_TPL) += tpl/u-boot-tpl.bin
OpenPOWER on IntegriCloud