summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2016-04-28 15:37:14 +0900
committerMasahiro Yamada <yamada.masahiro@socionext.com>2016-05-01 01:09:17 +0900
commit1dce5eb9de72eff89a42546186d511f24835816d (patch)
tree2881072c6c67cf37e3552266713e38aff268e375
parent68340966e6766f1add5ab5137693abf02c9f9ab6 (diff)
downloadtalos-obmc-uboot-1dce5eb9de72eff89a42546186d511f24835816d.tar.gz
talos-obmc-uboot-1dce5eb9de72eff89a42546186d511f24835816d.zip
ARM: uniphier: enable Peripherl clock to use UART in SPL
This is needed to use UART on SPL. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
-rw-r--r--arch/arm/mach-uniphier/early-clk/early-clk-ld20.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c b/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c
index 37adb37a1f..5201a55940 100644
--- a/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c
+++ b/arch/arm/mach-uniphier/early-clk/early-clk-ld20.c
@@ -21,6 +21,10 @@ int uniphier_ld20_early_clk_init(const struct uniphier_board_data *bd)
writel(tmp, SC_RSTCTRL7);
/* provide clocks */
+ tmp = readl(SC_CLKCTRL4);
+ tmp |= SC_CLKCTRL4_PERI;
+ writel(tmp, SC_CLKCTRL4);
+
tmp = readl(SC_CLKCTRL7);
tmp |= SC_CLKCTRL7_UMCSB | SC_CLKCTRL7_UMC32 | SC_CLKCTRL7_UMC31 |
SC_CLKCTRL7_UMC30;
OpenPOWER on IntegriCloud