summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
Commit message (Expand)AuthorAgeFilesLines
...
* drm/i915/skl: Added new macrosAkash Goel2015-03-171-0/+9
* drm/i915: Use FW_WM() macro for older gmch platforms tooVille Syrjälä2015-03-171-2/+2
* drm/i915: Add polish to VLV WM shift+mask operationsVille Syrjälä2015-03-171-5/+5
* drm/i915: Disable DDR DVFS on CHVVille Syrjälä2015-03-171-0/+5
* drm/i915: Enable the maxfifo PM5 mode when appropriate on CHVVille Syrjälä2015-03-171-0/+3
* drm/i915: Program PFI credits for VLVVidya Srinivas2015-03-171-0/+8
* drm/i915: Rewrite VLV/CHV watermark codeVille Syrjälä2015-03-171-2/+2
* drm/i915: Update prop, int co-eff and gain threshold for CHVVijay Purushothaman2015-03-171-0/+2
* drm/i915: Initialize CHV digital lock detect thresholdVijay Purushothaman2015-03-171-0/+1
* drm/i915: Disable M2 frac division for integer caseVijay Purushothaman2015-03-171-0/+1
* drm/i915/chv: Add CHV HW status to SSEU statusJeff McGee2015-03-171-0/+11
* drm/i915/chv: Determine CHV slice/subslice/EU infoJeff McGee2015-03-171-0/+2
* drm/i915: Make sure PND deadline mode is enabled on VLV/CHVVille Syrjälä2015-03-171-0/+3
* drm/i915: Read out display FIFO size on VLV/CHVVille Syrjälä2015-03-171-1/+4
* drm/i915: Hide VLV DDL precision handlingVille Syrjälä2015-03-171-6/+2
* drm/i915: Kill DRAIN_LATENCY_PRECISION_* definesVille Syrjälä2015-03-171-4/+0
* drm/i915: Reduce CHV DDL multiplier to 16/8Ville Syrjälä2015-03-171-0/+1
* drm/i915: Fix trivial typos in comments and warning messageYannick Guerrini2015-03-171-1/+1
* drm/i915: Support for RR switching on VLVVandana Kannan2015-02-241-0/+1
* drm/i915/skl: Tune IZ hashing when subslices are unbalancedDamien Lespiau2015-02-241-0/+2
* drm/i915: Request full SSEU enablement on Gen9Jeff McGee2015-02-231-0/+13
* drm/i915/skl: Add SKL HW status to SSEU statusJeff McGee2015-02-231-0/+20
* drm/i915/skl: Determine SKL slice/subslice/EU infoJeff McGee2015-02-231-0/+11
* drm/i915/skl: Implement WaDisablePowerCompilerClockGatingDamien Lespiau2015-02-231-2/+3
* drm/i915: Add new PHY reg definitions for lock thresholdVijay Purushothaman2015-02-231-0/+10
* drm/i915/skl: Implement WaEnableLbsSlaRetryTimerDecrementDamien Lespiau2015-02-131-0/+3
* drm/i915/skl: Implement WaSetDisablePixMaskCammingAndRhwoInCommonSliceChickenDamien Lespiau2015-02-131-0/+4
* drm/i915/skl: Implement WaBarrierPerformanceFixDisableDamien Lespiau2015-02-131-0/+1
* drm/i915/skl: Implement WaCcsTlbPrefetchDisable:sklDamien Lespiau2015-02-131-0/+1
* drm/i915/skl: Implement WaDisableChickenBitTSGBarrierAckForFFSliceCSDamien Lespiau2015-02-131-0/+3
* drm/i915/skl: Implement WaDisableHDCInvalidationDamien Lespiau2015-02-131-0/+1
* drm/i915/skl: Implement WaDisableLSQCROPERFforOCLDamien Lespiau2015-02-131-0/+3
* drm/i915/skl: Implement WaDisablePartialResolveInVcDamien Lespiau2015-02-131-0/+1
* drm/i915/skl: Implement WaSetGAPSunitClckGateDisableDamien Lespiau2015-02-131-0/+1
* drm/i915: Detect eDRAM with the enabled bit onlyDamien Lespiau2015-02-131-0/+1
* drm/i915/bdw: Implement WaForceContextSaveRestoreNonCoherentDamien Lespiau2015-02-131-2/+3
* drm/i915/gen9: Implement WaEnableYV12BugFixInHalfSliceChicken7Nick Hoath2015-02-131-0/+3
* drm/i915/gen9: h/w w/a: syncing dependencies between camera and graphicsNick Hoath2015-02-131-0/+1
* drm/i915/skl: Implementation of SKL display power well supportSatheeshakrishna M2015-02-131-0/+20
* drm/i915/skl: Enabling PSR on SkylakeSonika Jindal2015-01-281-0/+5
* drm/i915/skl: Gen9 coarse power gatingZhe Wang2015-01-271-0/+3
* drm/i915: New offset for reading frequencies on CHV.Deepak S2015-01-271-0/+9
* drm/i915/chv: Populate total EU count on CherryviewDeepak S2015-01-271-0/+11
* drm/i915: Improve HiZ throughput on Cherryview.Kenneth Graunke2015-01-131-0/+3
* Merge tag 'topic/i915-hda-componentized-2015-01-12' into drm-intel-next-queuedDaniel Vetter2015-01-121-3/+18
|\
| * drm/i915: Disable PSMI sleep messages on all rings around context switchesChris Wilson2014-12-161-0/+2
| * drm/i915: Invalidate media caches on gen7Chris Wilson2014-12-161-0/+1
| * drm/i915: save/restore GMBUS freq across suspend/resume on gen4Jesse Barnes2014-12-111-0/+1
| * drm/i915/bdw: Fix the write setting up the WIZ hashing modeDamien Lespiau2014-12-101-3/+14
* | drm/i915: Make sample_c messages go faster on Haswell.Kenneth Graunke2015-01-061-0/+1
OpenPOWER on IntegriCloud