summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| | * | clk: renesas: rcar-usb2-clock-sel: Add R-Car USB 2.0 clock selector PHYYoshihiro Shimoda2017-08-173-0/+194
| | * | clk: renesas: cpg-mssr: Add R8A77995 supportGeert Uytterhoeven2017-08-165-0/+249
| | * | clk: renesas: rcar-gen3: Add support for SCCG/Clean peripheral clocksGeert Uytterhoeven2017-08-162-1/+26
| | * | clk: renesas: rcar-gen3: Add divider support for PLL1 and PLL3Geert Uytterhoeven2017-08-164-37/+41
| | * | clk: renesas: rcar-gen3-cpg: Refactor checks for accessing the div tableWolfram Sang2017-07-191-26/+20
| | * | clk: renesas: rcar-gen3-cpg: Drop superfluous variableWolfram Sang2017-07-191-2/+1
| | * | clk: renesas: Allow compile-testing of all (sub)driversGeert Uytterhoeven2017-07-171-19/+19
| | * | clk: renesas: r8a7792: Add IMR-LX3/LSX3 clocksGeert Uytterhoeven2017-07-171-0/+7
| | * | clk: renesas: div6: Document fields used for parent selectionGeert Uytterhoeven2017-07-171-0/+3
| * | | clk: rockchip: Mark rockchip_fractional_approximation staticStephen Boyd2017-08-231-1/+1
| * | | Merge tag 'v4.14-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd2017-08-235-104/+493
| |\ \ \
| | * | | clk: rockchip: fix the rv1108 clk_mac sel register descriptionElaine Zhang2017-08-221-1/+1
| | * | | clk: rockchip: rename rv1108 macphy clock to macElaine Zhang2017-08-221-6/+6
| | * | | clk: rockchip: add rv1108 ACLK_GMAC and PCLK_GMAC clocksElaine Zhang2017-08-221-0/+2
| | * | | clk: rockchip: add rk3228 SCLK_SDIO_SRC clk idElaine Zhang2017-08-221-1/+1
| | * | | clk: rockchip: add special approximation to fix up fractional clk's jitterElaine Zhang2017-08-081-0/+36
| | * | | clk: fractional-divider: allow overriding of approximationElaine Zhang2017-08-081-8/+20
| | * | | clk: rockchip: modify rk3128 clk driver to also support rk3126Elaine Zhang2017-08-081-14/+55
| | * | | clk: rockchip: add some critical clocks for rv1108 SoCElaine Zhang2017-08-081-1/+7
| | * | | clk: rockchip: rename some of clks for rv1108 SoCElaine Zhang2017-08-081-14/+14
| | * | | clk: rockchip: fix up some clks describe error for rv1108 SoCElaine Zhang2017-08-081-59/+62
| | * | | clk: rockchip: support more clks for rv1108Elaine Zhang2017-08-081-2/+276
| | * | | clk: rockchip: fix up the pll clks error for rv1108 SoCElaine Zhang2017-08-081-3/+3
| | * | | clk: rockchip: support more rates for rv1108 cpuclkElaine Zhang2017-08-061-4/+19
| | |/ /
| * | | Merge tag 'sunxi-clk-for-4.14-2' of https://git.kernel.org/pub/scm/linux/kern...Stephen Boyd2017-08-2314-22/+1452
| |\ \ \ | | | |/ | | |/|
| | * | clk: sunxi-ng: support R40 SoCIcenowy Zheng2017-08-194-0/+1365
| | * | clk: sunxi-ng: nkm: add support for fixed post-dividerIcenowy Zheng2017-08-142-3/+21
| | * | clk: sunxi-ng: div: Add support for fixed post-dividerPriit Laes2017-08-142-4/+21
| | * | clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3Icenowy Zheng2017-08-041-1/+1
| | * | clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai2017-08-041-0/+11
| | * | clk: sunxi-ng: Wait for lock when using fractional modeJernej Škrabec2017-08-014-4/+8
| | * | clk: sunxi-ng: Make fractional helper less chattyJernej Škrabec2017-08-011-5/+5
| | * | clk: sunxi-ng: multiplier: Fix fractional modeJernej Škrabec2017-08-011-2/+5
| | * | clk: sunxi-ng: Fix fractional mode for N-M clocksJernej Škrabec2017-08-011-2/+14
| | * | clk: sunxi-ng: Fix header guard of ccu-sun8i-r.hMatthias Kaehlcke2017-07-271-1/+1
| | |/
| * | Merge tag 'clk-v4.14-samsung' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd2017-08-232-12/+19
| |\ \
| | * | clk: samsung: exynos542x: Enable clock rate propagation up to the EPLLSylwester Nawrocki2017-08-101-7/+8
| | * | clk: samsung: Add CLK_SET_RATE_PARENT to some AUDSS CLK CON clocksSylwester Nawrocki2017-08-091-4/+4
| | * | clk: samsung: Fix mau_epll clock definition for exynos5422Sylwester Nawrocki2017-08-091-3/+9
| | |/
| * | Merge tag 'meson-clk-for-4.14' of git://github.com/baylibre/clk-meson into cl...Stephen Boyd2017-08-2310-251/+685
| |\ \
| | * | clk: meson: gxbb-aoclk: Add CEC 32k clockNeil Armstrong2017-08-044-2/+231
| | * | clk: meson: gxbb-aoclk: Switch to regmap for register accessNeil Armstrong2017-08-044-23/+95
| | * | clk: meson: gxbb: Add sd_emmc clk0 clocksJerome Brunet2017-08-041-0/+177
| | * | clk: meson: gxbb: fix clk_mclk_i958 divider flagsJerome Brunet2017-08-041-3/+4
| | * | clk: meson: gxbb: fix meson cts_amclk divider flagsJerome Brunet2017-08-041-1/+2
| | * | clk: meson: meson8b: register the built-in reset controllerMartin Blumenstingl2017-08-043-13/+156
| * | | clk: uniphier: remove sLD3 SoC supportMasahiro Yamada2017-08-034-45/+20
| * | | Merge branch 'clk-fixes' into clk-nextStephen Boyd2017-08-027-33/+69
| |\ \ \
| * | | | clk: Convert to using %pOF instead of full_nameRob Herring2017-07-2125-80/+61
| * | | | clk: qoriq: add pll clock to clock lookup tableYuantian Tang2017-07-211-0/+7
OpenPOWER on IntegriCloud