summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-zynq/timer.c
Commit message (Collapse)AuthorAgeFilesLines
* arm: zynq: timer: Set clock_event cpumaskSoren Brinkmann2013-01-281-0/+1
| | | | | | | | The timers are common to both A9 cores, so let's set the clock event struct's cpumask accordingly, to all possible CPUs. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* arm: zynq: timer: Fix comment styleSoren Brinkmann2013-01-281-3/+6
| | | | | | | Fixing multi line comment style at two locations. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* arm: zynq: timer: Remove redundant #includesSoren Brinkmann2013-01-281-8/+0
| | | | | | | | Some #includes are implicitly included through others, some are just not needed. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* arm: zynq: timer: Align columnsSoren Brinkmann2013-01-281-3/+3
| | | | | | | | Aligning the columns in a block of #defines, so that the values are starting in the same colum on every line. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* arm: zynq: timer: Remove unused #definesSoren Brinkmann2013-01-281-3/+0
| | | | | | | Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Acked-by: Michal Simek <michal.simek@xilinx.com> Acked-by: John Linn <john.linn@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* arm: zynq: timer: Remove unnecessary register writeSoren Brinkmann2013-01-281-2/+1
| | | | | | | | | | Acknowedging an interrupt requires to read the interrupt register only. The write was only required to work around a bug in the QEMU implementation of the TTC, which is fixed. Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Acked-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* arm: zynq: timer: Replace PSS through PSSoren Brinkmann2013-01-281-67/+67
| | | | | | | | | | | The acronym PSS is deprecated by Xilinx. The correct term, which is also used in Xilinx documentation is PS (processing system). This is just a search and replace: - s/PSS/PS/g - s/pss/ps/g Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
* ARM: zynq: remove TTC early mappingJosh Cartwright2012-11-211-1/+0
| | | | | | | | | | | | Now that the TTC driver has proper support for DT bindings, it is not necessary for the registers to be mapped early. They will be mapped during clock initialization using of_iomap(). Remove the early mapping. In addition, remove the extraneous zynq_soc.h include from the timer driver. Signed-off-by: Josh Cartwright <josh.cartwright@ni.com> Tested-by: Michal Simek <michal.simek@xilinx.com>
* ARM: zynq: add clk binding support to the ttcJosh Cartwright2012-11-141-122/+165
| | | | | | | | | Add support for retrieving TTC configuration from device tree. This includes the ability to pull information about the driving clocks from the of_clk bindings. Signed-off-by: Josh Cartwright <josh.cartwright@ni.com> Acked-by: Michal Simek <michal.simek@xilinx.com>
* ARM: zynq: move arm-specific sys_timer out of ttcJosh Cartwright2012-11-051-9/+1
| | | | | | | | | Move the sys_timer definition out of ttc driver and make it part of the common zynq code. This is preparation for renaming and COMMON_CLK support. Signed-off-by: Josh Cartwright <josh.cartwright@ni.com> Tested-by: Michal Simek <michal.simek@xilinx.com>
* ARM: Xilinx: Adding Xilinx board supportJohn Linn2011-06-201-0/+298
The 1st board support is minimal to get a system up and running on the Xilinx platform. This platform reuses the clock implementation from plat-versatile, and it depends entirely on CONFIG_OF support. There is only one board support file which obtains all device information from a device tree dtb file which is passed to the kernel at boot time. Signed-off-by: John Linn <john.linn@xilinx.com>
OpenPOWER on IntegriCloud