summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-prima2/Makefile
Commit message (Expand)AuthorAgeFilesLines
* ARM: CSR: PM: add sleep entry for SiRFprimaIIRongjun Ying2011-09-211-0/+1
* ARM: CSR: add rtc i/o bridge interface for SiRFprimaIIZhiwu Song2011-09-111-0/+1
* ARM: CSR: initializing L2 cacheRongjun Ying2011-07-091-0/+1
* ARM: CSR: mapping early DEBUG_LL uartBarry Song2011-07-091-0/+1
* ARM: CSR: Adding CSR SiRFprimaII board supportBinghua Duan2011-07-091-0/+5
OpenPOWER on IntegriCloud