summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/sunxi.txt
Commit message (Expand)AuthorAgeFilesLines
* clk: sunxi: Add new clock compatiblesMaxime Ripard2014-02-181-18/+18
* clk: sunxi: Add Allwinner A20/A31 GMAC clock unitChen-Yu Tsai2014-02-181-0/+30
* clk: sunxi: Add support for PLL6 on the A31Maxime Ripard2014-02-181-0/+1
* clk: sunxi: Add USB clock register defintionsRoman Byshko2014-02-181-0/+5
* clk: sunxi: update clock-output-names dt binding documentationChen-Yu Tsai2014-02-031-6/+26
* clk: sunxi: Allwinner A20 output clock supportChen-Yu Tsai2013-12-281-0/+1
* clk: sunxi: mod0 supportEmilio López2013-12-281-1/+4
* clk: sunxi: add PLL5 and PLL6 supportEmilio López2013-12-281-0/+2
* clk: sunxi: add gating support to PLL1Emilio López2013-12-281-1/+1
* Documentation: dt: Remove clock gates IDs list for Allwinner SoCsMaxime Ripard2013-10-111-2/+2
* clk: sunxi: Add Allwinner A20 gatesMaxime Ripard2013-08-261-0/+3
* clk: sunxi: Add A31 clocks supportMaxime Ripard2013-08-261-0/+6
* clk: sunxi: Add A10s gatesMaxime Ripard2013-08-261-0/+3
* clk: sun5i: Add compatibles for Allwinner A13Maxime Ripard2013-05-281-104/+13
* clk: sunxi: Add support for AXI, AHB, APB0 and APB1 gatesEmilio López2013-04-041-1/+108
* clk: sunxi: rename compatible stringsEmilio López2013-03-271-11/+11
* clk: arm: sunxi: Add a new clock driver for sunxi SOCsEmilio López2013-03-271-0/+44
OpenPOWER on IntegriCloud