diff options
author | David S. Miller <davem@sunset.davemloft.net> | 2007-11-16 03:06:07 -0800 |
---|---|---|
committer | David S. Miller <davem@davemloft.net> | 2008-02-09 04:17:37 -0800 |
commit | d113fcd9cf807045e38998a60b4f4577c927c300 (patch) | |
tree | 6a8b37866eb189d769aa345ac012f754f4ee5dc5 /include/asm-sparc64 | |
parent | f610bbc6accaacdf46501208178ff77c4422587a (diff) | |
download | talos-obmc-linux-d113fcd9cf807045e38998a60b4f4577c927c300.tar.gz talos-obmc-linux-d113fcd9cf807045e38998a60b4f4577c927c300.zip |
[SPARC]: Merge asm-sparc{,64}/cache.h
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'include/asm-sparc64')
-rw-r--r-- | include/asm-sparc64/cache.h | 19 |
1 files changed, 1 insertions, 18 deletions
diff --git a/include/asm-sparc64/cache.h b/include/asm-sparc64/cache.h index e9df17acedde..fa9de5cadbf1 100644 --- a/include/asm-sparc64/cache.h +++ b/include/asm-sparc64/cache.h @@ -1,18 +1 @@ -/* - * include/asm-sparc64/cache.h - */ -#ifndef __ARCH_SPARC64_CACHE_H -#define __ARCH_SPARC64_CACHE_H - -/* bytes per L1 cache line */ -#define L1_CACHE_SHIFT 5 -#define L1_CACHE_BYTES 32 /* Two 16-byte sub-blocks per line. */ - -#define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) - -#define SMP_CACHE_BYTES_SHIFT 6 -#define SMP_CACHE_BYTES (1 << SMP_CACHE_BYTES_SHIFT) /* L2 cache line size. */ - -#define __read_mostly __attribute__((__section__(".data.read_mostly"))) - -#endif +#include <asm-sparc/cache.h> |