1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/targeting/targetservicestart.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2012,2014 */
/* [+] Google Inc. */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
/**
* @file targeting/targetservicestart.C
*
* @brief Hostboot entry point for target service
*/
//******************************************************************************
// Includes
//******************************************************************************
// STD
#include <stdio.h>
#include <stdlib.h>
// Other components
#include <sys/misc.h>
#include <sys/task.h>
#include <targeting/common/trace.H>
#include <targeting/adapters/assertadapter.H>
#include <initservice/taskargs.H>
// This component
#include <targeting/common/targetservice.H>
#include <targeting/attrrp.H>
// Others
#include <errl/errlentry.H>
#include <errl/errlmanager.H>
#include <devicefw/userif.H>
#include <config.h>
//******************************************************************************
// targetService
//******************************************************************************
namespace TARGETING
{
#define TARG_NAMESPACE "TARGETING::"
#define TARG_LOC TARG_NAMESPACE TARG_CLASS TARG_FN ": "
//******************************************************************************
// _start
//******************************************************************************
#define TARG_CLASS ""
/*
* @brief Initialize any attributes that need to be set early on
*/
static void initializeAttributes(TargetService& i_targetService);
/**
* @brief Check that at least one processor of our cpu type is being targeted
*/
static void checkProcessorTargeting(TargetService& i_targetService);
/**
* @brief Entry point for initialization service to initialize the targeting
* code
*
* @param[in] io_pError
* Error log handle; returns NULL on success, !NULL otherwise
*
* @note: Link register is configured to automatically invoke task_end() when
* this routine returns
*/
static void initTargeting(errlHndl_t& io_pError)
{
#define TARG_FN "initTargeting(errlHndl_t& io_pError)"
TARG_ENTER();
AttrRP::init(io_pError);
if (io_pError == NULL)
{
TargetService& l_targetService = targetService();
(void)l_targetService.init();
initializeAttributes(l_targetService);
checkProcessorTargeting(l_targetService);
// Print out top-level model value from loaded targeting values.
// @TODO RTC:88056 Make the model printed more meaniful
Target* l_pTopLevel = NULL;
l_targetService.getTopLevelTarget(l_pTopLevel);
ATTR_MODEL_type l_model = MODEL_NA;
if (l_pTopLevel->tryGetAttr<ATTR_MODEL>(l_model)) {
TARG_INF("Initialized targeting for model: %s",
l_pTopLevel->getAttrAsString<ATTR_MODEL>());
}
// No error module loaded in VPO to save load time
#ifndef CONFIG_VPO_COMPILE
// call ErrlManager function - tell him that TARG is ready!
ERRORLOG::ErrlManager::errlResourceReady(ERRORLOG::TARG);
#endif
}
TARG_EXIT();
#undef TARG_FN
}
/**
* @brief Create _start entry point using task entry macro and vector to
* initTargeting function
*/
TASK_ENTRY_MACRO(initTargeting);
/**
* @brief Check that at least one processor of our cpu type is being targeted
*/
static void checkProcessorTargeting(TargetService& i_targetService)
{
#define TARG_FN "checkProcessorTargeting()"
TARG_ENTER();
PredicateCTM l_procChip(CLASS_CHIP,TYPE_PROC);
ProcessorCoreType l_coreType = cpu_core_type();
bool l_haveOneCorrectProcessor = false;
TargetRangeFilter l_filter(
i_targetService.begin(),
i_targetService.end(),
&l_procChip);
for(;l_filter && (l_haveOneCorrectProcessor != true);++l_filter)
{
switch(l_filter->getAttr<ATTR_MODEL>())
{
case MODEL_VENICE:
if(l_coreType == CORE_POWER8_VENICE)
{
l_haveOneCorrectProcessor = true;
}
break;
case MODEL_MURANO:
if(l_coreType == CORE_POWER8_MURANO)
{
l_haveOneCorrectProcessor = true;
}
break;
case MODEL_NAPLES:
if(l_coreType == CORE_POWER8_NAPLES)
{
l_haveOneCorrectProcessor = true;
}
break;
default:
break;
};
}
TARG_ASSERT((l_haveOneCorrectProcessor == true), TARG_ERR_LOC "FATAL: No "
"targeted processors are of the correct type");
TARG_EXIT();
#undef TARG_FN
}
/*
* @brief Initialize any attributes that need to be set early on
*/
static void initializeAttributes(TargetService& i_targetService)
{
#define TARG_FN "initializeAttributes()...)"
TARG_ENTER();
bool l_isMpipl = false;
Target* l_pTopLevel = NULL;
i_targetService.getTopLevelTarget(l_pTopLevel);
if(l_pTopLevel)
{
Target* l_pMasterProcChip = NULL;
i_targetService.masterProcChipTargetHandle(l_pMasterProcChip);
if(l_pMasterProcChip)
{
// Master uses xscom by default, needs to be set before
// doing any other scom accesses
ScomSwitches l_switches =
l_pMasterProcChip->getAttr<ATTR_SCOM_SWITCHES>();
l_switches.useXscom = 1;
l_switches.useFsiScom = 0;
l_pMasterProcChip->setAttr<ATTR_SCOM_SWITCHES>(l_switches);
// Master can only use Host I2C so needs to be set before
// doing any I2C accesses
I2cSwitches l_i2c_switches =
l_pMasterProcChip->getAttr<ATTR_I2C_SWITCHES>();
l_i2c_switches.useHostI2C = 1;
l_i2c_switches.useFsiI2C = 0;
l_pMasterProcChip->setAttr<ATTR_I2C_SWITCHES>(l_i2c_switches);
errlHndl_t l_errl = NULL;
size_t l_size = sizeof(uint64_t);
uint64_t l_data;
// Scratch register 2 is defined as 0x00050039.. accessing
// directly to avoid confusion as the Literals set have
// 0x00050039 mapped to MBOX_SCRATCH1 which is confusing.
l_errl = DeviceFW::deviceRead(l_pMasterProcChip,
&(l_data),
l_size,
DEVICE_SCOM_ADDRESS(0x00050039));
if(l_errl)
{
TARG_INF("Read of scratch register failed");
errlCommit(l_errl,TARG_COMP_ID);
}
else
{
// bit 0 on indicates MPIPL
if(l_data & 0x8000000000000000ull)
{
l_isMpipl = true;
}
}
}
if(l_isMpipl)
{
l_pTopLevel->setAttr<ATTR_IS_MPIPL_HB>(1);
}
else
{
l_pTopLevel->setAttr<ATTR_IS_MPIPL_HB>(0);
}
}
else // top level is NULL - never expected
{
TARG_INF("Top level target is NULL");
}
TARG_EXIT();
#undef TARG_FN
}
#undef TARG_CLASS
#undef TARG_NAMESPACE
} // End namespace TARGETING
|