summaryrefslogtreecommitdiffstats
path: root/src/usr/hwpf/hwp/dmi_training/proc_cen_framelock/proc_cen_framelock_errors.xml
blob: 39b4ce14731781edc6aac2150b9739e13486ef64 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
<!--  IBM_PROLOG_BEGIN_TAG
     This is an automatically generated prolog.
   
     $Source: src/usr/hwpf/hwp/dmi_training/proc_cen_framelock/proc_cen_framelock_errors.xml $
   
     IBM CONFIDENTIAL
   
     COPYRIGHT International Business Machines Corp. 2012
   
     p1
   
     Object Code Only (OCO) source materials
     Licensed Internal Code Source Materials
     IBM HostBoot Licensed Internal Code
   
     The source code for this program is not published or other-
     wise divested of its trade secrets, irrespective of what has
     been deposited with the U.S. Copyright Office.
   
     Origin: 30
   
     IBM_PROLOG_END -->
<!-- Error definitions for proc_cen_framelock procedure -->
<hwpErrors>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_INVALID_ARGS</rc>
    <description>Invalid or out-of-range argument value(s) presented to proc_cen_framelock HWP.</description>
    <ffdc>ARGS</ffdc>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FL_CEN_FIR_ERR</rc>
    <description>Framelock sequence set FIR bit in Centaur MBI FIR Register.</description>
    <ffdc>FIR_REG</ffdc>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FL_P8_FIR_ERR</rc>
    <description>Framelock sequence set FIR bit in P8 MCI FIR Register.</description>
    <ffdc>FIR_REG</ffdc>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FL_CEN_FAIL_ERR</rc>
    <description>Framelock sequence fail reported in Centaur MBI Status Register.</description>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FL_P8_FAIL_ERR</rc>
    <description>Framelock sequence fail reported in P8 MCI Status Register.</description>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FL_TIMEOUT_ERR</rc>
    <description>Framelock sequence timed out waiting for pass/fail indication in Centaur MBI Status Register or P8 MCI Status Register.</description>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FRTL_CEN_FIR_ERR</rc>
    <description>FRTL sequence set FIR bit in Centaur MBI FIR Register.</description>
    <ffdc>FIR_REG</ffdc>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FRTL_P8_FIR_ERR</rc>
    <description>FRTL sequence set FIR bit in P8 MCI FIR Register.</description>
    <ffdc>FIR_REG</ffdc>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FRTL_CEN_FAIL_ERR</rc>
    <description>FRTL sequence fail reported in Centaur MBI Status Register.</description>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FRTL_P8_FAIL_ERR</rc>
    <description>FRTL sequence fail reported in P8 MCI Status Register.</description>
  </hwpError>
  <!-- *********************************************************************** -->
  <hwpError>
    <rc>RC_PROC_CEN_FRAMELOCK_FRTL_TIMEOUT_ERR</rc>
    <description>FRTL sequence timed out waiting for pass/fail indication in Centaur MBI Status Register or P8 MCI Status Register.</description>
  </hwpError>
</hwpErrors>
OpenPOWER on IntegriCloud