1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/usr/diag/prdf/plat/mem/prdfMemDsd_ipl.C $ */
/* */
/* OpenPOWER HostBoot Project */
/* */
/* Contributors Listed Below - COPYRIGHT 2018,2019 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
/** @file prdfMemDsd_ipl.C */
// Platform includes
#include <prdfCenMbaExtraSig.H>
#include <prdfMemDqBitmap.H>
#include <prdfMemDsd.H>
#include <hwp_wrappers.H>
using namespace TARGETING;
namespace PRDF
{
using namespace PlatServices;
template<TARGETING::TYPE T>
uint32_t DsdEvent<T>::checkEcc( const uint32_t & i_eccAttns,
STEP_CODE_DATA_STRUCT & io_sc,
bool & o_done )
{
#define PRDF_FUNC "[DsdEvent<T>::checkEcc] "
uint32_t o_rc = SUCCESS;
do
{
// IUEs are reported as UEs during read operations (via RCE ETE on
// Centaur). Therefore, we will treat IUEs like UEs for these scrub
// operations simply to maintain consistency during all of Memory
// Diagnostics.
if ( (i_eccAttns & MAINT_UE) || (i_eccAttns & MAINT_RCE_ETE) )
{
PRDF_TRAC( "[DsdEvent] UE Detected: 0x%08x,0x%02x",
iv_chip->getHuid(), getKey() );
io_sc.service_data->setSignature( iv_chip->getHuid(),
(i_eccAttns & MAINT_UE)
? PRDFSIG_MaintUE
: PRDFSIG_MaintIUE );
// At this point we don't actually have an address for the UE. The
// best we can do is get the address in which the command stopped.
MemAddr addr;
o_rc = getMemMaintAddr<T>( iv_chip, addr );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "getMemMaintAddr(0x%08x) failed",
iv_chip->getHuid() );
break;
}
o_rc = MemEcc::handleMemUe<T>( iv_chip, addr,
UE_TABLE::SCRUB_UE, io_sc );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "handleMemUe(0x%08x,0x%02x) failed",
iv_chip->getHuid(), getKey() );
break;
}
// Leave the mark in place and abort this procedure.
o_done = true; break;
}
} while (0);
return o_rc;
#undef PRDF_FUNC
}
//------------------------------------------------------------------------------
template<TARGETING::TYPE T>
uint32_t DsdEvent<T>::verifySpare( const uint32_t & i_eccAttns,
STEP_CODE_DATA_STRUCT & io_sc,
bool & o_done )
{
#define PRDF_FUNC "[DsdEvent<T>::verifySpare] "
uint32_t o_rc = SUCCESS;
do
{
if ( TD_PHASE_2 != iv_phase ) break; // nothing to do
if ( i_eccAttns & MAINT_MCE )
{
PRDF_TRAC( "[DsdEvent] DRAM spare is bad: 0x%08x,0x%02x",
iv_chip->getHuid(), getKey() );
io_sc.service_data->setSignature( iv_chip->getHuid(),
PRDFSIG_DsdBadSpare );
// Make the error log predictive.
io_sc.service_data->setServiceCall();
// Set the bad spare in the VPD. At this point, the chip mark
// should have already been set in the VPD because it was recently
// verified.
MemDqBitmap bitmap;
o_rc = getBadDqBitmap( iv_chip->getTrgt(), iv_rank, bitmap );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "getBadDqBitmap() failed" );
break;
}
if ( iv_eccSpare )
{
bitmap.setEccSpare();
}
else
{
o_rc = bitmap.setDramSpare( iv_mark.getSymbol().getPortSlct() );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "setDramSpare() failed" );
break;
}
}
o_rc = setBadDqBitmap( iv_chip->getTrgt(), iv_rank, bitmap );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "setBadDqBitmap() failed" );
break;
}
}
else
{
PRDF_TRAC( "[DsdEvent] DRAM spare applied successfully: "
"0x%08x,0x%02x", iv_chip->getHuid(), getKey() );
io_sc.service_data->setSignature( iv_chip->getHuid(),
PRDFSIG_DsdDramSpared );
// Remove the chip mark.
o_rc = MarkStore::clearChipMark<T>( iv_chip, iv_rank );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "clearChipMark(0x%08x,0x%02x) failed",
iv_chip->getHuid(), getKey() );
break;
}
}
// At this point the procedure is complete.
o_done = true;
} while (0);
return o_rc;
#undef PRDF_FUNC
}
//------------------------------------------------------------------------------
template<>
uint32_t DsdEvent<TYPE_MBA>::startCmd()
{
#define PRDF_FUNC "[DsdEvent<TYPE_MBA>::startCmd] "
uint32_t o_rc = SUCCESS;
uint32_t stopCond = mss_MaintCmd::NO_STOP_CONDITIONS;
switch ( iv_phase )
{
case TD_PHASE_1:
// Start the steer cleanup procedure on this master rank.
o_rc = startTdSteerCleanup<TYPE_MBA>( iv_chip, iv_rank, MASTER_RANK,
stopCond );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "startTdSteerCleanup(0x%08x,0x%2x) failed",
iv_chip->getHuid(), getKey() );
}
break;
case TD_PHASE_2:
// Start the superfast read procedure on this master rank.
o_rc = startTdSfRead<TYPE_MBA>( iv_chip, iv_rank, MASTER_RANK,
stopCond );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "startTdSfRead(0x%08x,0x%2x) failed",
iv_chip->getHuid(), getKey() );
}
break;
default: PRDF_ASSERT( false ); // invalid phase
}
return o_rc;
#undef PRDF_FUNC
}
//------------------------------------------------------------------------------
template<>
uint32_t DsdEvent<TYPE_OCMB_CHIP>::startCmd()
{
#define PRDF_FUNC "[DsdEvent<TYPE_OCMB_CHIP>::startCmd] "
uint32_t o_rc = SUCCESS;
#ifdef CONFIG_AXONE
mss::mcbist::stop_conditions<mss::mc_type::EXPLORER> stopCond;
switch ( iv_phase )
{
case TD_PHASE_1:
// Start the steer cleanup procedure on this master rank.
o_rc = startTdSteerCleanup<TYPE_OCMB_CHIP>( iv_chip, iv_rank,
MASTER_RANK, stopCond );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "startTdSteerCleanup(0x%08x,0x%2x) failed",
iv_chip->getHuid(), getKey() );
}
break;
case TD_PHASE_2:
// Start the superfast read procedure on this master rank.
o_rc = startTdSfRead<TYPE_OCMB_CHIP>( iv_chip, iv_rank, MASTER_RANK,
stopCond );
if ( SUCCESS != o_rc )
{
PRDF_ERR( PRDF_FUNC "startTdSfRead(0x%08x,0x%2x) failed",
iv_chip->getHuid(), getKey() );
}
break;
default: PRDF_ASSERT( false ); // invalid phase
}
#endif
return o_rc;
#undef PRDF_FUNC
}
//------------------------------------------------------------------------------
template<TARGETING::TYPE T>
uint32_t DsdEvent<T>::startNextPhase( STEP_CODE_DATA_STRUCT & io_sc )
{
uint32_t signature = 0;
switch ( iv_phase )
{
case TD_PHASE_0:
iv_phase = TD_PHASE_1;
signature = PRDFSIG_StartDsdPhase1;
break;
case TD_PHASE_1:
iv_phase = TD_PHASE_2;
signature = PRDFSIG_StartDsdPhase2;
break;
default: PRDF_ASSERT( false ); // invalid phase
}
PRDF_TRAC( "[DsdEvent] Starting DSD Phase %d: 0x%08x,0x%02x",
iv_phase, iv_chip->getHuid(), getKey() );
io_sc.service_data->AddSignatureList( iv_chip->getTrgt(), signature );
return startCmd();
}
//------------------------------------------------------------------------------
// Avoid linker errors with the template.
template class DsdEvent<TYPE_MBA>;
template class DsdEvent<TYPE_OCMB_CHIP>;
} // end namespace PRDF
|
