1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
|
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/p9/p9_mcs.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2016,2017
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG
chip p9_mcs
{
name "P9 MCS chiplet";
targettype TYPE_MCS;
sigoff 0x9000;
dump DUMP_CONTENT_HW;
scomlen 64;
#############################################################################
# #
# ###### #
# # # ###### #### ### #### ##### ###### ##### #### #
# # # # # # # # # # # # # #
# ###### ##### # # #### # ##### # # #### #
# # # # # ### # # # # ##### # #
# # # # # # # # # # # # # # # #
# # # ###### #### ### #### # ###### # # #### #
# #
#############################################################################
############################################################################
# P9 MCS target MCFIR
############################################################################
register MCFIR
{
name "P9 MCS target MCFIR";
scomaddr 0x05010800;
reset (&, 0x05010801);
mask (|, 0x05010805);
capture group default;
};
register MCFIR_MASK
{
name "P9 MCS target MCFIR MASK";
scomaddr 0x05010803;
capture group default;
};
register MCFIR_ACT0
{
name "P9 MCS target MCFIR ACT0";
scomaddr 0x05010806;
capture group default;
capture req nonzero("MCFIR");
};
register MCFIR_ACT1
{
name "P9 MCS target MCFIR ACT1";
scomaddr 0x05010807;
capture group default;
capture req nonzero("MCFIR");
};
############################################################################
# P9 MCS target HDCT additions (open power chkstop analysis)
############################################################################
register MC_ERR_REPORT2
{
name "P9 MCS target MC ERR REPORT2";
scomaddr 0x0501081a;
capture group default;
};
register MC_ERR_REPORT0
{
name "P9 MCS target MC ERR REPORT0";
scomaddr 0x0501081e;
capture group default;
};
register MC_ERR_REPORT1
{
name "P9 MCS target MC ERR REPORT1";
scomaddr 0x0501081f;
capture group default;
};
register MEMCFG_REG
{
name "P9 MCS target MEMCFG REG";
scomaddr 0x0501080a;
capture group default;
};
register MCFGPA
{
name "P9 MCS target MCFGPA";
scomaddr 0x0501080b;
capture group default;
};
register MCFGPM
{
name "P9 MCS target MCFGPM";
scomaddr 0x0501080c;
capture group default;
};
register MCFGPMA
{
name "P9 MCS target MCFGPMA";
scomaddr 0x0501080d;
capture group default;
};
# Include registers not defined by the xml
.include "p9_mcs_regs.rule";
};
##############################################################################
# #
# #### # #
# # # # # # ##### ### # # # ## ##### ### ### # # ### #
# # # # # # # # # # # # # # # # # ## # # #
# #### # # # #### ### # ####### # # # # # # # # ### #
# # # # # # # # # # # # # # # # # # ## # #
# # # ### #### ##### ### # # # ## # ### ### # # ### #
# #
##############################################################################
################################################################################
# Summary for MCS
################################################################################
rule rMCS
{
CHECK_STOP:
summary( 0, rMCFIR );
RECOVERABLE:
summary( 0, rMCFIR );
UNIT_CS:
summary( 0, rMCFIR );
HOST_ATTN:
summary( 0, rMCFIR );
};
group gMCS attntype CHECK_STOP, RECOVERABLE, UNIT_CS, HOST_ATTN filter singlebit
{
(rMCS, bit(0)) ? analyze(gMCFIR);
};
################################################################################
# P9 MCS target MCFIR
################################################################################
rule rMCFIR
{
CHECK_STOP:
MCFIR & ~MCFIR_MASK & ~MCFIR_ACT0 & ~MCFIR_ACT1;
RECOVERABLE:
MCFIR & ~MCFIR_MASK & ~MCFIR_ACT0 & MCFIR_ACT1;
HOST_ATTN:
MCFIR & ~MCFIR_MASK & MCFIR_ACT0 & ~MCFIR_ACT1;
UNIT_CS:
MCFIR & ~MCFIR_MASK & MCFIR_ACT0 & MCFIR_ACT1;
};
group gMCFIR filter singlebit, cs_root_cause( 0, 6, 8, 9 )
{
/** MCFIR[0]
* mc internal recoverable eror
*/
(rMCFIR, bit(0)) ? self_th_1;
/** MCFIR[1]
* mc internal non recovervable error
*/
(rMCFIR, bit(1)) ? self_th_1;
/** MCFIR[2]
* powerbus protocol error
*/
(rMCFIR, bit(2)) ? level2_th_1;
/** MCFIR[3]
* bat with with incorrect tty pe
*/
(rMCFIR, bit(3)) ? defaultMaskedError;
/** MCFIR[4]
* multiple bar
*/
(rMCFIR, bit(4)) ? level2_M_self_L_th_1;
/** MCFIR[5]
* invalid address
*/
(rMCFIR, bit(5)) ? level2_th_1;
/** MCFIR[6]
* illegal consumer access
*/
(rMCFIR, bit(6)) ? defaultMaskedError;
/** MCFIR[7]
* illegal producer access
*/
(rMCFIR, bit(7)) ? defaultMaskedError;
/** MCFIR[8]
* command list timeout
*/
(rMCFIR, bit(8)) ? level2_th_1;
/** MCFIR[9]
* channel 0 timeout
*/
(rMCFIR, bit(9)) ? defaultMaskedError;
/** MCFIR[10]
* channel 1 timeout
*/
(rMCFIR, bit(10)) ? defaultMaskedError;
/** MCFIR[11]
* mcs wat0 event
*/
(rMCFIR, bit(11)) ? defaultMaskedError;
/** MCFIR[12]
* mcs wat1 event
*/
(rMCFIR, bit(12)) ? defaultMaskedError;
/** MCFIR[13]
* mcs wat2 event
*/
(rMCFIR, bit(13)) ? defaultMaskedError;
/** MCFIR[14]
* mcs wat3 event
*/
(rMCFIR, bit(14)) ? defaultMaskedError;
/** MCFIR[15]
* mirror action occurred
*/
(rMCFIR, bit(15)) ? defaultMaskedError;
/** MCFIR[16]
* centaur sync command detected
*/
(rMCFIR, bit(16)) ? defaultMaskedError;
/** MCFIR[17]
* debug config reg error
*/
(rMCFIR, bit(17)) ? defaultMaskedError;
/** MCFIR[18:23]
* spare
*/
(rMCFIR, bit(18|19|20|21|22|23)) ? defaultMaskedError;
/** MCFIR[24]
* scom ERROR
*/
(rMCFIR, bit(24)) ? defaultMaskedError;
/** MCFIR[25]
* scom error
*/
(rMCFIR, bit(25)) ? defaultMaskedError;
};
##############################################################################
# #
# # ### #
# # # ## ##### ### ### # # # # # # ### ### ### ### #
# # # # # # # # # ## # # # # # # # # # #
# ####### # # # # # # # # # # ##### ### ### ## ### #
# # # # # # # # # # ## # # # # # # # # # #
# # # ## # ### ### # # ### ### # # ### ### ### ### #
# #
##############################################################################
# Include the common action set.
.include "p9_common_actions.rule";
# Include the chip-specific action set.
.include "p9_mcs_actions.rule";
|
