summaryrefslogtreecommitdiffstats
path: root/src/usr/diag/prdf/common/plat/nimbus/nimbus_obus.rule
blob: 86217c0ce7f9d8f2ee918dca3ca528eaf17e9335 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/nimbus/nimbus_obus.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2016,2018
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG

chip nimbus_obus
{
    name        "NIMBUS OBUS target";
    targettype  TYPE_OBUS;
    sigoff      0x9000;
    dump        DUMP_CONTENT_HW;
    scomlen     64;

# Import signatures
.include "prdfLaneRepairExtraSig.H";

 #############################################################################
 #                                                                           #
 #  ######                                                                   #
 #  #     #  ######   ####     ###    ####    #####  ######  #####    ####   #
 #  #     #  #       #    #     #    #          #    #       #    #  #       #
 #  ######   #####   #          #     ####      #    #####   #    #   ####   #
 #  #   #    #       #  ###     #         #     #    #       #####        #  #
 #  #    #   #       #    #     #    #    #     #    #       #   #   #    #  #
 #  #     #  ######   ####     ###    ####      #    ######  #    #   ####   #
 #                                                                           #
 #############################################################################

    ############################################################################
    # OB Chiplet FIR
    ############################################################################

    register OB_CHIPLET_CS_FIR
    {
        name        "OB Chiplet Checkstop FIR";
        scomaddr    0x09040000;
        capture     group default;
    };

    register OB_CHIPLET_RE_FIR
    {
        name        "OB Chiplet Recoverable FIR";
        scomaddr    0x09040001;
        capture     group default;
    };

    register OB_CHIPLET_FIR_MASK
    {
        name        "OB Chiplet FIR MASK";
        scomaddr    0x09040002;
        capture     group default;
    };

    ############################################################################
    # OB Chiplet Unit Checkstop FIR
    ############################################################################

    register OB_CHIPLET_UCS_FIR
    {
        name        "OB Chiplet Unit Checkstop FIR";
        scomaddr    0x09040018;
        capture     group default;
    };

    register OB_CHIPLET_UCS_FIR_MASK
    {
        name        "OB Chiplet Unit Checkstop FIR MASK";
        scomaddr    0x09040019;
        capture     group default;
    };

    ############################################################################
    # P9 OBUS target OB_LFIR
    ############################################################################

    register OB_LFIR
    {
        name        "P9 OBUS target OB_LFIR";
        scomaddr    0x0904000a;
        reset       (&, 0x0904000b);
        mask        (|, 0x0904000f);
        capture     group default;
    };

    register OB_LFIR_MASK
    {
        name        "P9 OBUS target OB_LFIR MASK";
        scomaddr    0x0904000d;
        capture     group default;
    };

    register OB_LFIR_ACT0
    {
        name        "P9 OBUS target OB_LFIR ACT0";
        scomaddr    0x09040010;
        capture     group default;
        capture     req nonzero("OB_LFIR");
    };

    register OB_LFIR_ACT1
    {
        name        "P9 OBUS target OB_LFIR ACT1";
        scomaddr    0x09040011;
        capture     group default;
        capture     req nonzero("OB_LFIR");
    };

    ############################################################################
    # P9 OBUS target IOOLFIR
    ############################################################################

    register IOOLFIR
    {
        name        "P9 OBUS target IOOLFIR";
        scomaddr    0x09010800;
        reset       (&, 0x09010801);
        mask        (|, 0x09010805);
        capture     group default;
        capture     group smpCableFFDC;
    };

    register IOOLFIR_MASK
    {
        name        "P9 OBUS target IOOLFIR MASK";
        scomaddr    0x09010803;
        capture     group default;
    };

    register IOOLFIR_ACT0
    {
        name        "P9 OBUS target IOOLFIR ACT0";
        scomaddr    0x09010806;
        capture     group default;
        capture     req nonzero("IOOLFIR");
    };

    register IOOLFIR_ACT1
    {
        name        "P9 OBUS target IOOLFIR ACT1";
        scomaddr    0x09010807;
        capture     group default;
        capture     req nonzero("IOOLFIR");
    };

    ############################################################################
    # P9 OBUS target IOOBFIR
    ############################################################################

    register IOOBFIR
    {
        name        "P9 OBUS target IOOBFIR";
        scomaddr    0x09010c00;
        reset       (&, 0x09010c01);
        mask        (|, 0x09010c05);
        capture     group default;
    };

    register IOOBFIR_MASK
    {
        name        "P9 OBUS target IOOBFIR MASK";
        scomaddr    0x09010c03;
        capture     group default;
    };

    register IOOBFIR_ACT0
    {
        name        "P9 OBUS target IOOBFIR ACT0";
        scomaddr    0x09010c06;
        capture     group default;
        capture     req nonzero("IOOBFIR");
    };

    register IOOBFIR_ACT1
    {
        name        "P9 OBUS target IOOBFIR ACT1";
        scomaddr    0x09010c07;
        capture     group default;
        capture     req nonzero("IOOBFIR");
    };

    ############################################################################
    # P9 OBUS target OBPPEFIR
    ############################################################################

    register OBPPEFIR
    {
        name        "P9 OBUS target OBPPEFIR";
        scomaddr    0x09011040;
        reset       (&, 0x09011041);
        mask        (|, 0x09011045);
        capture     group default;
    };

    register OBPPEFIR_MASK
    {
        name        "P9 OBUS target OBPPEFIR MASK";
        scomaddr    0x09011043;
        capture     group default;
    };

    register OBPPEFIR_ACT0
    {
        name        "P9 OBUS target OBPPEFIR ACT0";
        scomaddr    0x09011046;
        capture     group default;
        capture     req nonzero("OBPPEFIR");
    };

    register OBPPEFIR_ACT1
    {
        name        "P9 OBUS target OBPPEFIR ACT1";
        scomaddr    0x09011047;
        capture     group default;
        capture     req nonzero("OBPPEFIR");
    };

# Include registers not defined by the xml
.include "p9_common_obus_regs.rule";

};

 ##############################################################################
 #                                                                            #
 # ####                                 #                                     #
 # #   # #   # #    #####  ###      #  # #    ##  ##### ###  ###  #   #  ###  #
 # #   # #   # #    #     #        #  #   #  #  #   #    #  #   # ##  # #     #
 # ####  #   # #    ####   ###    #  ####### #      #    #  #   # # # #  ###  #
 # #  #  #   # #    #         #  #   #     # #  #   #    #  #   # #  ##     # #
 # #   #  ###  #### #####  ###  #    #     #  ##    #   ###  ###  #   #  ###  #
 #                                                                            #
 ##############################################################################

################################################################################
# OB Chiplet FIR
################################################################################

rule rOB_CHIPLET_FIR
{
  CHECK_STOP:
     OB_CHIPLET_CS_FIR       & ~OB_CHIPLET_FIR_MASK & `1fffffffffffffff`;
  RECOVERABLE:
    (OB_CHIPLET_RE_FIR >> 2) & ~OB_CHIPLET_FIR_MASK & `1fffffffffffffff`;
};

group gOB_CHIPLET_FIR attntype CHECK_STOP, RECOVERABLE
    filter singlebit
{
    /** OB_CHIPLET_FIR[3]
     *  Attention from OB_LFIR
     */
    (rOB_CHIPLET_FIR, bit(3)) ? analyzeOB_LFIR;

    /** OB_CHIPLET_FIR[4]
     *  Attention from IOOLFIR
     */
    (rOB_CHIPLET_FIR, bit(4)) ? analyzeIOOLFIR;

    /** OB_CHIPLET_FIR[5]
     *  Attention from IOOBFIR
     */
    (rOB_CHIPLET_FIR, bit(5)) ? analyzeIOOBFIR;

    /** OB_CHIPLET_FIR[6]
     *  Attention from OBPPEFIR
     */
    (rOB_CHIPLET_FIR, bit(6)) ? analyzeOBPPEFIR;

};

################################################################################
# OB Chiplet Unit Checkstop FIR
################################################################################

rule rOB_CHIPLET_UCS_FIR
{
  UNIT_CS:
    OB_CHIPLET_UCS_FIR & ~(OB_CHIPLET_UCS_FIR_MASK >> 1) & `7fffffffffffffff`;
};

group gOB_CHIPLET_UCS_FIR attntype UNIT_CS
    filter singlebit
{
    /** OB_CHIPLET_UCS_FIR[2]
     *  Attention from IOOBFIR
     */
    (rOB_CHIPLET_UCS_FIR, bit(2)) ? analyzeIOOBFIR;

    /** OB_CHIPLET_UCS_FIR[3]
     *  Attention from OBPPEFIR
     */
    (rOB_CHIPLET_UCS_FIR, bit(3)) ? analyzeOBPPEFIR;

};

################################################################################
# P9 OBUS target OB_LFIR
################################################################################

rule rOB_LFIR
{
  CHECK_STOP:
    OB_LFIR & ~OB_LFIR_MASK & ~OB_LFIR_ACT0 & ~OB_LFIR_ACT1;
  RECOVERABLE:
    OB_LFIR & ~OB_LFIR_MASK & ~OB_LFIR_ACT0 &  OB_LFIR_ACT1;
};

group gOB_LFIR
    filter singlebit,
           cs_root_cause
{
    /** OB_LFIR[0]
     *  CFIR internal parity error
     */
    (rOB_LFIR, bit(0)) ? self_th_32perDay;

    /** OB_LFIR[1]
     *  Chiplet Control Reg: PCB Access Error
     */
    (rOB_LFIR, bit(1)) ? self_th_32perDay;

    /** OB_LFIR[2]
     *  Clock Controller: PCB Access Error
     */
    (rOB_LFIR, bit(2)) ? self_th_32perDay;

    /** OB_LFIR[3]
     *  Clock Controller: Summarized Error
     */
    (rOB_LFIR, bit(3)) ? self_th_32perDay;

    /** OB_LFIR[4]
     *  PSCOM Logic: PCB Access Error
     */
    (rOB_LFIR, bit(4)) ? defaultMaskedError;

    /** OB_LFIR[5]
     *  PSCOM Logic: Summarized internal errors
     */
    (rOB_LFIR, bit(5)) ? defaultMaskedError;

    /** OB_LFIR[6]
     *  Therm Logic: Summarized internal errors
     */
    (rOB_LFIR, bit(6)) ? defaultMaskedError;

    /** OB_LFIR[7]
     *  Therm Logic: PCB Access Error
     */
    (rOB_LFIR, bit(7)) ? defaultMaskedError;

    /** OB_LFIR[8]
     *  Therm Logic: Temperature critical trip
     */
    (rOB_LFIR, bit(8)) ? defaultMaskedError;

    /** OB_LFIR[9]
     *  Therm Logic: Temperature fatal trip
     */
    (rOB_LFIR, bit(9)) ? defaultMaskedError;

    /** OB_LFIR[10]
     *  UNUSED in P9
     */
    (rOB_LFIR, bit(10)) ? defaultMaskedError;

    /** OB_LFIR[11]
     *  Debug Logic: Scom Satellite Error
     */
    (rOB_LFIR, bit(11)) ? defaultMaskedError;

    /** OB_LFIR[12]
     *  Scom Satellite Error - L3 Trace0
     */
    (rOB_LFIR, bit(12)) ? defaultMaskedError;

    /** OB_LFIR[13]
     *  Scom Satellite Error - L3 Trace0
     */
    (rOB_LFIR, bit(13)) ? defaultMaskedError;

    /** OB_LFIR[14:40]
     *  unused
     */
    (rOB_LFIR, bit(14|15|16|17|18|19|20|21|22|23|24|25|26|27|28|29|30|31|32|33|34|35|36|37|38|39|40)) ? defaultMaskedError;

    /** OB_LFIR[41]
     *  Malfunction Alert or Local Checkstop
     */
    (rOB_LFIR, bit(41)) ? defaultMaskedError;

};

################################################################################
# P9 OBUS target IOOLFIR
################################################################################

rule rIOOLFIR
{
  CHECK_STOP:
    IOOLFIR & ~IOOLFIR_MASK & ~IOOLFIR_ACT0 & ~IOOLFIR_ACT1;
  RECOVERABLE:
    IOOLFIR & ~IOOLFIR_MASK & ~IOOLFIR_ACT0 &  IOOLFIR_ACT1;
};

group gIOOLFIR
    filter singlebit,
           cs_root_cause(54,55,56,57,58,59)
{
    /** IOOLFIR[0]
     *  link0 trained
     */
    (rIOOLFIR, bit(0)) ? defaultMaskedError;

    /** IOOLFIR[1]
     *  link1 trained
     */
    (rIOOLFIR, bit(1)) ? defaultMaskedError;

    /** IOOLFIR[2]
     *  link0 op irq
     */
    (rIOOLFIR, bit(2)) ? defaultMaskedError;

    /** IOOLFIR[3]
     *  link1 op irq
     */
    (rIOOLFIR, bit(3)) ? defaultMaskedError;

    /** IOOLFIR[4]
     *  link0 replay threshold
     */
    (rIOOLFIR, bit(4)) ? defaultMaskedError;

    /** IOOLFIR[5]
     *  link1 replay threshold
     */
    (rIOOLFIR, bit(5)) ? defaultMaskedError;

    /** IOOLFIR[6]
     *  link0 crc error
     */
    (rIOOLFIR, bit(6)) ? threshold_and_mask_self;

    /** IOOLFIR[7]
     *  link1 crc error
     */
    (rIOOLFIR, bit(7)) ? threshold_and_mask_self;

    /** IOOLFIR[8]
     *  link0 nak received
     */
    (rIOOLFIR, bit(8)) ? defaultMaskedError;

    /** IOOLFIR[9]
     *  link1 nak received
     */
    (rIOOLFIR, bit(9)) ? defaultMaskedError;

    /** IOOLFIR[10]
     *  link0 replay buffer full
     */
    (rIOOLFIR, bit(10)) ? defaultMaskedError;

    /** IOOLFIR[11]
     *  link1 replay buffer full
     */
    (rIOOLFIR, bit(11)) ? defaultMaskedError;

    /** IOOLFIR[12]
     *  link0 sl ecc threshold
     */
    (rIOOLFIR, bit(12)) ? defaultMaskedError;

    /** IOOLFIR[13]
     *  link1 sl ecc threshold
     */
    (rIOOLFIR, bit(13)) ? defaultMaskedError;

    /** IOOLFIR[14]
     *  link0 sl ecc correctable
     */
    (rIOOLFIR, bit(14)) ? threshold_and_mask_self;

    /** IOOLFIR[15]
     *  link1 sl ecc correctable
     */
    (rIOOLFIR, bit(15)) ? threshold_and_mask_self;

    /** IOOLFIR[16]
     *  link0 sl ecc ue
     */
    (rIOOLFIR, bit(16)) ? threshold_and_mask_self;

    /** IOOLFIR[17]
     *  link1 sl ecc ue
     */
    (rIOOLFIR, bit(17)) ? threshold_and_mask_self;

    /** IOOLFIR[18]
     *  link0 retrain threshold
     */
    (rIOOLFIR, bit(18)) ? defaultMaskedError;

    /** IOOLFIR[19]
     *  link1 retrain threshold
     */
    (rIOOLFIR, bit(19)) ? defaultMaskedError;

    /** IOOLFIR[20]
     *  link0 loss block align
     */
    (rIOOLFIR, bit(20)) ? defaultMaskedError;

    /** IOOLFIR[21]
     *  link1 loss block align
     */
    (rIOOLFIR, bit(21)) ? defaultMaskedError;

    /** IOOLFIR[22]
     *  link0 invalid block
     */
    (rIOOLFIR, bit(22)) ? defaultMaskedError;

    /** IOOLFIR[23]
     *  link1 invalid block
     */
    (rIOOLFIR, bit(23)) ? defaultMaskedError;

    /** IOOLFIR[24]
     *  link0 deskew error
     */
    (rIOOLFIR, bit(24)) ? defaultMaskedError;

    /** IOOLFIR[25]
     *  link1 deskew error
     */
    (rIOOLFIR, bit(25)) ? defaultMaskedError;

    /** IOOLFIR[26]
     *  link0 deskew overflow
     */
    (rIOOLFIR, bit(26)) ? defaultMaskedError;

    /** IOOLFIR[27]
     *  link1 deskew overflow
     */
    (rIOOLFIR, bit(27)) ? defaultMaskedError;

    /** IOOLFIR[28]
     *  link0 sw retrain
     */
    (rIOOLFIR, bit(28)) ? defaultMaskedError;

    /** IOOLFIR[29]
     *  link1 sw retrain
     */
    (rIOOLFIR, bit(29)) ? defaultMaskedError;

    /** IOOLFIR[30]
     *  link0 ack queue overflow
     */
    (rIOOLFIR, bit(30)) ? defaultMaskedError;

    /** IOOLFIR[31]
     *  link1 ack queue overflow
     */
    (rIOOLFIR, bit(31)) ? defaultMaskedError;

    /** IOOLFIR[32]
     *  link0 ack queue underflow
     */
    (rIOOLFIR, bit(32)) ? defaultMaskedError;

    /** IOOLFIR[33]
     *  link1 ack queue underflow
     */
    (rIOOLFIR, bit(33)) ? defaultMaskedError;

    /** IOOLFIR[34]
     *  link0 num replay
     */
    (rIOOLFIR, bit(34)) ? defaultMaskedError;

    /** IOOLFIR[35]
     *  link1 num replay
     */
    (rIOOLFIR, bit(35)) ? defaultMaskedError;

    /** IOOLFIR[36]
     *  link0 training set received
     */
    (rIOOLFIR, bit(36)) ? defaultMaskedError;

    /** IOOLFIR[37]
     *  link1 training set received
     */
    (rIOOLFIR, bit(37)) ? defaultMaskedError;

    /** IOOLFIR[38]
     *  link0 prbs select error
     */
    (rIOOLFIR, bit(38)) ? threshold_and_mask_self;

    /** IOOLFIR[39]
     *  link1 prbs select error
     */
    (rIOOLFIR, bit(39)) ? threshold_and_mask_self;

    /** IOOLFIR[40]
     *  link0 tcomplete bad
     */
    (rIOOLFIR, bit(40)) ? defaultMaskedError;

    /** IOOLFIR[41]
     *  link1 tcomplete bad
     */
    (rIOOLFIR, bit(41)) ? defaultMaskedError;

    /** IOOLFIR[42]
     *  link0 no spare lane available
     */
    (rIOOLFIR, bit(42)) ? obusSmpCallout_L0;

    /** IOOLFIR[43]
     *  link1 no spare lane available
     */
    (rIOOLFIR, bit(43)) ? obusSmpCallout_L1;

    /** IOOLFIR[44]
     *  link0 spare done
     */
    (rIOOLFIR, bit(44)) ? obusSmpCallout_th32_L0;

    /** IOOLFIR[45]
     *  link1 spare done
     */
    (rIOOLFIR, bit(45)) ? obusSmpCallout_th32_L1;

    /** IOOLFIR[46]
     *  link0 too many crc errors
     */
    (rIOOLFIR, bit(46)) ? obusSmpCallout_L0;

    /** IOOLFIR[47]
     *  link1 too many crc errors
     */
    (rIOOLFIR, bit(47)) ? obusSmpCallout_L1;

    /** IOOLFIR[48]
     *  link0 npu error
     */
    (rIOOLFIR, bit(48)) ? threshold_and_mask_self;

    /** IOOLFIR[49]
     *  link1 npu error
     */
    (rIOOLFIR, bit(49)) ? threshold_and_mask_self;

    /** IOOLFIR[50]
     *  linkx npu error
     */
    (rIOOLFIR, bit(50)) ? threshold_and_mask_self;

    /** IOOLFIR[51]
     *  osc switch
     */
    (rIOOLFIR, bit(51)) ? threshold_and_mask_self;

    /** IOOLFIR[52]
     *  link0 correctable array error
     */
    (rIOOLFIR, bit(52)) ? obusSmpCallout_th32_L0;

    /** IOOLFIR[53]
     *  link1 correctable array error
     */
    (rIOOLFIR, bit(53)) ? obusSmpCallout_th32_L1;

    /** IOOLFIR[54]
     *  link0 uncorrectable array error
     */
    (rIOOLFIR, bit(54)) ? obusSmpCallout_th32_L0;

    /** IOOLFIR[55]
     *  link1 uncorrectable array error
     */
    (rIOOLFIR, bit(55)) ? obusSmpCallout_th32_L1;

    /** IOOLFIR[56]
     *  link0 training failed
     */
    (rIOOLFIR, bit(56)) ? obusSmpFailure_L0;

    /** IOOLFIR[57]
     *  link1 training failed
     */
    (rIOOLFIR, bit(57)) ? obusSmpFailure_L1;

    /** IOOLFIR[58]
     *  link0 unrecoverable error
     */
    (rIOOLFIR, bit(58)) ? obusSmpCallout_th32_L0;

    /** IOOLFIR[59]
     *  link1 unrecoverable error
     */
    (rIOOLFIR, bit(59)) ? obusSmpCallout_th32_L1;

    /** IOOLFIR[60]
     *  link0 internal error
     */
    (rIOOLFIR, bit(60)) ? self_th_32perDay;

    /** IOOLFIR[61]
     *  link1 internal error
     */
    (rIOOLFIR, bit(61)) ? self_th_32perDay;

    /** IOOLFIR[62]
     *  fir scom err dup
     */
    (rIOOLFIR, bit(62)) ? defaultMaskedError;

    /** IOOLFIR[63]
     *  fir scom err
     */
    (rIOOLFIR, bit(63)) ? defaultMaskedError;

};

################################################################################
# P9 OBUS target IOOBFIR
################################################################################

rule rIOOBFIR
{
  CHECK_STOP:
    IOOBFIR & ~IOOBFIR_MASK & ~IOOBFIR_ACT0 & ~IOOBFIR_ACT1;
  RECOVERABLE:
    IOOBFIR & ~IOOBFIR_MASK & ~IOOBFIR_ACT0 &  IOOBFIR_ACT1;
  UNIT_CS:
    IOOBFIR & ~IOOBFIR_MASK &  IOOBFIR_ACT0 &  IOOBFIR_ACT1;
};

group gIOOBFIR
    filter singlebit,
           cs_root_cause
{
    /** IOOBFIR[0]
     *  A RX state machine error
     */
    (rIOOBFIR, bit(0)) ? defaultMaskedError;

    /** IOOBFIR[1]
     *  A TX state machine error
     */
    (rIOOBFIR, bit(1)) ? defaultMaskedError;

    /** IOOBFIR[2]
     *  The per-bus GCR ring hang detector error
     */
    (rIOOBFIR, bit(2)) ? self_th_1;

    /** IOOBFIR[3:47]
     *  spare
     */
    (rIOOBFIR, bit(3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26|27|28|29|30|31|32|33|34|35|36|37|38|39|40|41|42|43|44|45|46|47)) ? defaultMaskedError;

    /** IOOBFIR[48]
     *  scom error
     */
    (rIOOBFIR, bit(48)) ? defaultMaskedError;

    /** IOOBFIR[49]
     *  scom error
     */
    (rIOOBFIR, bit(49)) ? defaultMaskedError;

};

################################################################################
# P9 OBUS target OBPPEFIR
################################################################################

rule rOBPPEFIR
{
  CHECK_STOP:
    OBPPEFIR & ~OBPPEFIR_MASK & ~OBPPEFIR_ACT0 & ~OBPPEFIR_ACT1;
  RECOVERABLE:
    OBPPEFIR & ~OBPPEFIR_MASK & ~OBPPEFIR_ACT0 &  OBPPEFIR_ACT1;
  UNIT_CS:
    OBPPEFIR & ~OBPPEFIR_MASK &  OBPPEFIR_ACT0 &  OBPPEFIR_ACT1;
};

group gOBPPEFIR
    filter singlebit,
           cs_root_cause
{
    /** OBPPEFIR[0:3]
     *  PPE general error.
     */
    (rOBPPEFIR, bit(0|1|2|3)) ? threshold_and_mask_self;

    /** OBPPEFIR[4]
     *  PPE halted.
     */
    (rOBPPEFIR, bit(4)) ? defaultMaskedError;

    /** OBPPEFIR[5]
     *  PPE watchdog timer timed out.
     */
    (rOBPPEFIR, bit(5)) ? defaultMaskedError;

    /** OBPPEFIR[6]
     *  PPE MMIO data in error.
     */
    (rOBPPEFIR, bit(6)) ? defaultMaskedError;

    /** OBPPEFIR[7]
     *  PPE Arb missed scrub tick.
     */
    (rOBPPEFIR, bit(7)) ? threshold_and_mask_self;

    /** OBPPEFIR[8]
     *  PPE  Arb ary ue error.
     */
    (rOBPPEFIR, bit(8)) ? self_th_1;

    /** OBPPEFIR[9]
     *  PPE Arb ary ce error.
     */
    (rOBPPEFIR, bit(9)) ? threshold_and_mask_self;

    /** OBPPEFIR[10]
     *  spare
     */
    (rOBPPEFIR, bit(10)) ? defaultMaskedError;

    /** OBPPEFIR[11]
     *  scom error
     */
    (rOBPPEFIR, bit(11)) ? defaultMaskedError;

    /** OBPPEFIR[12]
     *  scom error
     */
    (rOBPPEFIR, bit(12)) ? defaultMaskedError;

};

 ##############################################################################
 #                                                                            #
 #    #                                  ###                                  #
 #   # #    ##  ##### ###  ###  #   #   #   # #     #    ###   ###  ###  ###  #
 #  #   #  #  #   #    #  #   # ##  #   #     #    # #  #     #     #   #     #
 # ####### #      #    #  #   # # # #   #     #   #####  ###   ###  ##   ###  #
 # #     # #  #   #    #  #   # #  ##   #   # #   #   #     #     # #       # #
 # #     #  ##    #   ###  ###  #   #    ###  ### #   #  ###   ###  ###  ###  #
 #                                                                            #
 ##############################################################################

# Include the actions defined for this target
.include "p9_common_actions.rule";
.include "p9_common_obus_actions.rule";

OpenPOWER on IntegriCloud