1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
// IBM_PROLOG_BEGIN_TAG
// This is an automatically generated prolog.
//
// $Source: src/lib/syscall_mmio.C $
//
// IBM CONFIDENTIAL
//
// COPYRIGHT International Business Machines Corp. 2010 - 2011
//
// p1
//
// Object Code Only (OCO) source materials
// Licensed Internal Code Source Materials
// IBM HostBoot Licensed Internal Code
//
// The source code for this program is not published or other-
// wise divested of its trade secrets, irrespective of what has
// been deposited with the U.S. Copyright Office.
//
// Origin: 30
//
// IBM_PROLOG_END
#include <sys/syscall.h>
#include <sys/mmio.h>
#include <assert.h>
#include <kernel/task.H>
#include <kernel/cpu.H>
#include <kernel/cpuid.H>
using namespace Systemcalls;
void* mmio_map(void* ra, size_t pages)
{
return _syscall2(MMIO_MAP, ra, (void*)pages);
}
int mmio_unmap(void* ea, size_t pages)
{
return (int64_t) _syscall2(MMIO_UNMAP, ea, (void*)pages);
}
void* mmio_dev_map(void *ra, SEG_DATA_SIZES i_devDataSize)
{
return _syscall2(DEV_MAP, ra, (void*)i_devDataSize);
}
int mmio_dev_unmap(void *ea)
{
return (int64_t) _syscall1(DEV_UNMAP, ea);
}
uint64_t mmio_hmer_read()
{
return (uint64_t) _syscall0(MMIO_HMER_READ);
}
void mmio_hmer_write(uint64_t value)
{
_syscall1(MMIO_HMER_WRITE, (void*)value);
}
/** @brief Determine the base register address of the mmio_scratch_base.
*
* Since this code is called from within the kernel as part of static
* construction of g_mmio_scratch_base, we can use internal kernel
* functions here (and not system calls) to determine the CPU type.
*
* @return Base address (SPRC value) of the scratch registers.
*/
static uint64_t mmio_scratch_base()
{
ProcessorCoreType cpuType = CpuID::getCpuType();
switch (cpuType)
{
case CORE_POWER7:
case CORE_POWER7_PLUS:
return 0x20;
case CORE_POWER8_SALERNO:
case CORE_POWER8_VENICE:
case CORE_UNKNOWN:
default:
return 0x40;
}
}
/** Global cache of the scratch register SPRC base address. */
uint64_t g_mmio_scratch_base = mmio_scratch_base();
uint64_t mmio_scratch_read(uint64_t which)
{
return (uint64_t) _syscall1(MMIO_SCRATCH_READ,
(void*)(which + g_mmio_scratch_base));
}
void mmio_scratch_write(uint64_t which, uint64_t value)
{
_syscall2(MMIO_SCRATCH_WRITE,
(void*)(which + g_mmio_scratch_base), (void*)value);
}
mutex_t * mmio_xscom_mutex()
{
// Get task structure.
register task_t* task;
asm volatile("mr %0, 13" : "=r"(task));
// Ensure task is pinned.
crit_assert(task->affinity_pinned);
// Return mutex from cpu structure.
return &task->cpu->xscom_mutex;
}
|
