1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
|
#ifndef TARG_ATTRIBUTEENUMS_H
#define TARG_ATTRIBUTEENUMS_H
/**
* @file attributeenums.H
*
* @brief Defined enums for platform attributes
*
* This header file contains enumerations for supported platform attributes
* (as opposed to HWPF attributes). Eventually this file will be automatically
* generated
*/
//******************************************************************************
// Includes
//******************************************************************************
#include <stdint.h>
#include <stdlib.h>
//******************************************************************************
// Enumerations
//******************************************************************************
namespace TARGETING
{
/**
* @brief Platform attribute IDs
*
* Enumeration defining every possible platform attribute that can be
* associated with a target
*/
enum ATTRIBUTE_ID
{
ATTR_NA = 0x00,
ATTR_CLASS = 0x01,
ATTR_TYPE = 0x02,
ATTR_MODEL = 0x03,
ATTR_PHYS_PATH = 0x04,
ATTR_AFFINITY_PATH = 0x05,
ATTR_POWER_PATH = 0x06,
ATTR_PRIMARY_CAPABILITIES = 0x07,
ATTR_XSCOM_BASE_ADDRESS = 0x08,
ATTR_SCOM_SWITCHES = 0x09,
ATTR_XSCOM_CHIP_INFO = 0x0A,
ATTR_INBAND_SCOM_CHIP_INFO = 0x0B,
ATTR_FSI_SCOM_CHIP_INFO = 0x0C,
ATTR_I2C_CHIP_INFO = 0x0D,
ATTR_DUMMY_WO = 0xFD,
ATTR_DUMMY_RO = 0xFE,
ATTR_DUMMY_RW = 0xFF,
};
/**
* @brief Target Classes
*
* Enumeration which identifies the general class of a target
*/
enum CLASS
{
CLASS_NA = 0x00,
CLASS_CARD = 0x01,
CLASS_ENC = 0x02,
CLASS_CHIP = 0x03,
CLASS_UNIT = 0x04,
CLASS_DEV = 0x05,
CLASS_SYS = 0x06,
CLASS_MAX = 0x07,
};
/**
* @brief Target Types
*
* Enumeration which identifies the specific type of target
*/
enum TYPE
{
TYPE_NA = 0x00,
// System
TYPE_SYS,
// Enclosures
TYPE_NODE,
// Cards
TYPE_DIMM,
TYPE_SCM,
TYPE_DCM,
// Chips
TYPE_MEMBUF,
TYPE_PROC,
// Voltage Suppliers
TYPE_MEMVRM,
TYPE_PROCVRM,
// Processor/Centaur Units
TYPE_EX,
TYPE_CORE,
TYPE_L2,
TYPE_L3,
TYPE_L4,
TYPE_MCS,
TYPE_MBS,
TYPE_MBA,
TYPE_MEM_PORT,
TYPE_PERVASIVE,
TYPE_POWERBUS,
TYPE_XBUS,
TYPE_ABUS,
TYPE_PCI,
TYPE_LAST_IN_RANGE
};
/**
* @brief Target Models
*
* Enumeration which identifies the specific model of a target
*/
enum MODEL
{
MODEL_NA = 0x00,
// Proc chips/proc units
MODEL_SALERNO = 0x10,
MODEL_VENICE = 0x11,
// Memory buffers/memory buffer units
MODEL_CENTAUR = 0x30,
// DIMMs
MODEL_JEDEC = 0x50,
MODEL_CDIMM = 0x51,
// Systems
MODEL_POWER8 = 0x70,
};
/**
* @brief FSI Engine Types
*
* Enumeration which identifies a specific FSI engine type
*/
enum ENGINE_TYPE
{
// TBD in future sprint
};
} // End namespace TARGETING
#endif // TARG_ATTRIBUTEENUMS_H
|
