blob: 3d34bf88884e76d88f7a32ac306eadf805a7470c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
#ifndef __KERNEL_PPCARCH_H
#define __KERNEL_PPCARCH_H
#include <kernel/types.h>
__attribute__((always_inline))
inline uint64_t ppc_getSRR1()
{
register uint64_t srr1 = 0;
asm volatile("mfsrr1 %0" : "=r" (srr1));
return srr1;
}
__attribute__((always_inline))
inline uint64_t ppc_getPVR()
{
register uint64_t pvr = 0;
asm volatile("mfspr %0, 287" : "=r" (pvr));
return pvr;
}
__attribute__((always_inline))
inline uint64_t ppc_getPIR()
{
register uint64_t pir = 0;
asm volatile("mfspr %0, 1023" : "=r" (pir));
return pir;
}
__attribute__((always_inline))
inline uint64_t ppc_getSPRG3()
{
register uint64_t sprg3 = 0;
asm volatile("mfsprg3 %0" : "=r" (sprg3));
return sprg3;
}
__attribute__((always_inline))
inline void ppc_setSPRG3(uint64_t _sprg3)
{
register uint64_t sprg3 = _sprg3;
asm volatile("mtsprg3 %0" : : "r" (sprg3));
return;
}
__attribute__((always_inline))
inline uint64_t ppc_getMSR()
{
register uint64_t msr = 0;
asm volatile("mfmsr %0" : "=r" (msr));
return msr;
}
__attribute__((always_inline))
inline void ppc_setMSR(uint64_t _msr)
{
register uint64_t msr = _msr;
asm volatile("mtmsr %0; isync" :: "r" (msr));
}
__attribute__((always_inline))
inline uint64_t ppc_getDSISR()
{
register uint64_t dsisr = 0;
asm volatile("mfspr %0, 18" : "=r" (dsisr));
return dsisr;
}
__attribute__((always_inline))
inline uint64_t ppc_getDAR()
{
register uint64_t dar = 0;
asm volatile("mfspr %0, 19" : "=r" (dar));
return dar;
}
__attribute__((always_inline))
inline uint64_t ppc_getTB()
{
register uint64_t tb = 0;
asm volatile("mfspr %0, 268" : "=r" (tb));
return tb;
}
#endif
|
