1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: src/include/kernel/intmsghandler.H $ */
/* */
/* IBM CONFIDENTIAL */
/* */
/* COPYRIGHT International Business Machines Corp. 2011,2014 */
/* */
/* p1 */
/* */
/* Object Code Only (OCO) source materials */
/* Licensed Internal Code Source Materials */
/* IBM HostBoot Licensed Internal Code */
/* */
/* The source code for this program is not published or otherwise */
/* divested of its trade secrets, irrespective of what has been */
/* deposited with the U.S. Copyright Office. */
/* */
/* Origin: 30 */
/* */
/* IBM_PROLOG_END_TAG */
#ifndef __KERNEL_INTERRUPTMSGHDLR_H
#define __KERNEL_INTERRUPTMSGHDLR_H
#include <stdint.h>
#include <kernel/types.h>
#include <kernel/msghandler.H>
#include <kernel/msg.H>
#include <builtins.h>
/**
* @class InterruptMsgHdlr
* @brief Class to handle sending a message to user space for
* an External Interrupt.
*
* This class extends from the base MessageHandler so the base send/receive
* message functions can be utilized. It overrides how to handle the message
* responses
*/
class InterruptMsgHdlr : public MessageHandler
{
public:
/**
* Field values for P8
* @note This is used to calculate the mmio address offset
* from the PIR for the interrupt presenter memory mapped registers.
* The masks isolate the node,chip,core, and thread id fields in the
* PIR. The LSL values tell how far left a PIR field needs to be
* shifted to create a proper mmio offset address.
*
*/
enum
{
P8_PIR_THREADID_MSK = 0x00000007,
P8_PIR_COREID_MSK = 0x00000078,
P8_PIR_CHIPID_MSK = 0x00000380,
P8_PIR_NODEID_MSK = 0x00001C00,
// Logical Shift Left fields for mmio Base address from PIR.
// (IP addr bit pos - PIR bit pos)
P8_IP_THREADID_LSL = (12-0),
P8_IP_COREID_LSL = (15-3),
P8_IP_CHIPID_LSL = (20-7),
P8_IP_NODEID_LSL = (22-10),
XIRR_ADDR_OFFSET = 4,
MFRR_ADDR_OFFSET = 12,
INTP_BAR_VALUE = 0xFFFFE000, // upper 32 bits of IPCBAR
INTERPROC_XISR = 2, //IPI XISR is 2
};
/**
* Constructor
*/
InterruptMsgHdlr(MessageQueue * i_msgQ)
: MessageHandler(&iv_lock,i_msgQ), iv_lock() {}
/**
* Destructor.
*/
virtual ~InterruptMsgHdlr() {};
/**
* Handle response to 'send message'
*
* @param[in] i_type - The message type previously sent.
* @param[in] i_key - The key value for the received message.
* @param[in] i_task - The deferred task.
* @param[in] i_rc - The response rc from userspace.
*
* @return HandleResult - The desired behavior on the 'recv message'
* interface for this <key, task> pair.
*/
virtual HandleResult handleResponse(msg_sys_types_t i_type,void* i_key,
task_t* i_task,int i_rc);
ALWAYS_INLINE
static uint64_t mmio_offset(uint64_t i_pir)
{
uint64_t offset = 0;
// The PIR chip id field has 1 extra bit (8 chips), so we need
// to shift the node and chip separately
offset |=
(i_pir & P8_PIR_NODEID_MSK) << P8_IP_NODEID_LSL;
offset |=
(i_pir & P8_PIR_CHIPID_MSK) << P8_IP_CHIPID_LSL;
// The core and thread id field are adjacent in both the PIR and
// the mmio offset, so they can be done in one shift operation.
offset |=
(i_pir & (P8_PIR_COREID_MSK | P8_PIR_THREADID_MSK))
<< P8_IP_THREADID_LSL;
return offset;
}
/**
* Create the InterruptMsgHdlr to handle external interrupts
* @param[in] i_msgQ The message queue
* @param[in] i_ipc_addr The base address of the IPC registers
*/
static void create(MessageQueue * i_msgQ, uint64_t i_ipc_addr);
/**
* Handle an external interrupt from HW
*/
static void handleInterrupt();
/**
* Add cpu core - set up the external interrupt registers
* @param[in] i_pir The cpu id of the core to to set-up
* @note should be called when ever a new core becomes active
*/
static void addCpuCore(uint64_t i_pir);
/**
* Issue an IPI to the core.
*
* @param[in] i_pir - The PIR of the CPU to send IPI at.
* @param[in] i_favor - How favored the interrupt is; 0 = most favored
* 254 = least favored, 255 = no interrupt
* Default 0x1 - IPI from kernel side (wakeup)
*/
static void sendIPI(uint64_t i_pir, uint8_t i_favor = 0x1);
/**
* Issue the sbe/mailbox workaround (issue a mbox EOI to mailbox)
*
*/
static void issueSbeMboxWA();
private:
static InterruptMsgHdlr * cv_instance;
static uint64_t cv_ipc_base_address;
Spinlock iv_lock;
};
#endif
|
