summaryrefslogtreecommitdiffstats
path: root/src/import/generic/procedures/xml/attribute_info/generic_memory_mrw_attributes.xml
blob: f7f6786574ed7f6a3c816ae2360a2b01d74f831d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/generic/procedures/xml/attribute_info/generic_memory_mrw_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2018,2019                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
  <attribute>
    <id>ATTR_MSS_MRW_SUPPORTED_FREQ</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
      List of memory frequencies supported by the current system.
    </description>
    <valueType>uint32</valueType>
    <array>4</array>
    <platInit/>
    <!-- Note, mirrors ATTR_MSS_FREQ -->
    <enum>
      MT1866 = 1866,
      MT2133 = 2133,
      MT2400 = 2400,
      MT2666 = 2666,
      MT2933 = 2933,
      MT3200 = 3200
    </enum>
    <default> 1866, 2133, 2400, 2666 </default>
    <mssUnit>MT/s</mssUnit>
  </attribute>

  <attribute>
    <id>ATTR_MEM_MRW_IS_PLANAR</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
          Indicates if the DIMM connected to this controller
          are in a planar configuration
    </description>
    <valueType>uint8</valueType>
    <enum>FALSE = 0x00, TRUE = 0x01</enum>
    <platInit/>
    <default>FALSE</default>
    <initToZero/>
    <mssAccessorName>mem_mrw_is_planar</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MSS_MRW_POWER_CONTROL_REQUESTED</id>
    <targetType>TARGET_TYPE_SYSTEM</targetType>
    <description>
        Memory power control settings programmed during IPL
        Used by OCC when exiting idle power-save mode
    </description>
    <valueType>uint8</valueType>
    <enum>OFF = 0x00, POWER_DOWN = 0x01, PD_AND_STR = 0x02, PD_AND_STR_CLK_STOP = 0x03</enum>
    <platInit/>
    <default>OFF</default>
    <initToZero/>
    <mssAccessorName>mrw_power_control_requested</mssAccessorName>
  </attribute>
</attributes>
OpenPOWER on IntegriCloud