1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/import/chips/p9/procedures/xml/attribute_info/freq_attributes.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2016 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- freq_attributes.xml -->
<attributes>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_FREQ_PROC_REFCLOCK_KHZ</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
The frequency of the processor refclock in kHz.
Provided by the Machine Readable Workbook.
This can be overridden to adjust the refclock frequency.
</description>
<valueType>uint32</valueType>
<platInit/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_FREQ_MEM_REFCLOCK</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
The frequency of the memory refclock in MHz.
Provided by the Machine Readable Workbook.
This is read by the set_ref_clock HWP to find out the desired frequency.
This can be overridden to adjust the refclock frequency.
</description>
<valueType>uint32</valueType>
<platInit/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_MAX_ALLOWED_DIMM_FREQ</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
Maximum frequency (in MHz) that this system can run the DIMMs at.
There are 5 possible values determined by the dimm configuration.
For configurations which have mixed rank configurations, the lowest
frequency based on ranks of either DIMM is chosen. For example if
there was a 1R and a 2R DIMM installed, and 1R dual drop was a lower
max freq than 2R dual drop, then the 1R max freq would be the max allowed.
[0]=One rank, single drop
[1]=Two rank, single drop
[2]=Four rank, single drop
[3]=One rank, dual drop
[4]=Two rank, dual drop
A value of zero would indicate an unsupported configuration. Note: Do not
use this attribute to limit configurations, it is not checked during plug rules.
If you have an unsupported configuration, use the value 0 as the maximum freq.
</description>
<valueType>uint32</valueType>
<array>5</array>
<platInit/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_REQUIRED_SYNCH_MODE</id>
<targetType>TARGET_TYPE_SYSTEM</targetType>
<description>
Specify the system policy to enforce synchronous mode between memory and
nest. This drives the value of ATTR_MEM_IN_SYNCH_MODE.
UNDETERMINED : Run synchronously if the dimm and nest freq matches
ALWAYS : Require matching frequencies and deconfigure memory that
does not match the nest
NEVER : Do not run synchronously, even if the frequencies match
</description>
<valueType>uint8</valueType>
<enum>UNDETERMINED=0, ALWAYS=1, NEVER=2</enum>
<platInit/>
</attribute>
<!-- ********************************************************************* -->
<attribute>
<id>ATTR_MEMVPD_POS</id>
<targetType>TARGET_TYPE_MCS</targetType>
<description>
The position of the MCS target's VPD selector data, relative to the EEPROM
that contains its data. For systems with a single EEPROM for all chips,
this should be equivalent to ATTR_FAPI_POS (the logical MCA position).
For systems with an EEPROM per chip, this value should be equivalent to
ATTR_CHIP_UNIT_POS.
</description>
<valueType>uint8</valueType>
<platInit/>
</attribute>
<!-- ********************************************************************* -->
</attributes>
|
