blob: 289f265598647d254968a1149d63de7bc654a93b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/import/chips/centaur/procedures/xml/error_info/p9c_memory_mss_draminit_mc_errors.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2018 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!-- -->
<!-- @file p9c_memory_mss_draminit_mc_errors.xml-->
<!-- @brief Error xml for draminit_mc errors-->
<!-- -->
<!-- *HWP HWP Owner: Luke Mulkey <lwmulkey@us.ibm.com> -->
<!-- *HWP HWP Backup: Andre Marin <aamarin@us.ibm.com> -->
<!-- *HWP FW Owner: Bill Hoffa <wghoffa@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 1 -->
<!-- *HWP Consumed by: FSP:HB -->
<!-- -->
<hwpErrors>
<hwpError>
<rc>RC_CEN_MSS_DRAMINIT_MC_DISPLAY_INVALID_ADDR</rc>
<description>Display invalid address.</description>
<!-- FFDC: MBA target -->
<ffdc>MBA</ffdc>
<!-- FFDC: Capture invalid address -->
<ffdc>MBMACA</ffdc>
<!-- FFDC: Capture FIR -->
<ffdc>MBAFIR</ffdc>
<!-- Callout FW HIGH -->
<callout><procedure>CODE</procedure><priority>HIGH</priority></callout>
</hwpError>
<hwpError>
<rc>RC_CEN_MSS_DRAMINIT_MC_DISPLAY_TIMEOUT</rc>
<description>Display timeout.</description>
<!-- FFDC: Capture cmd type -->
<ffdc>MBMCT</ffdc>
<!-- FFDC: Capture address -->
<ffdc>MBMACA</ffdc>
<!-- FFDC: Capture stop conditions -->
<ffdc>MBASCTL</ffdc>
<!-- FFDC: Capture stop/start control reg -->
<ffdc>MBMCC</ffdc>
<!-- FFDC: Capture cmd in progress reg -->
<ffdc>MBMSR</ffdc>
<!-- FFDC: Capture FIR -->
<ffdc>MBAFIR</ffdc>
<!-- Callout FW HIGH -->
<callout><procedure>CODE</procedure><priority>HIGH</priority></callout>
<!-- Callout MBA LOW -->
<callout><target>MBA</target><priority>LOW</priority></callout>
<!-- Deconfigure MBA -->
<deconfigure><target>MBA</target></deconfigure>
<!-- Create GARD record for MBA -->
<gard><target>MBA</target></gard>
</hwpError>
<hwpError>
<rc>RC_CEN_MSS_DRAMINIT_MC_INSUF_RCD_PROTECT_TIME</rc>
<description>Injected RCD parity error detected too late for RCD retry to be effective.</description>
<!-- FFDC: PORT select: 0,1 -->
<ffdc>PORT_SELECT</ffdc>
<!-- FFDC: DIMM select: 0,1 -->
<ffdc>DIMM_SELECT</ffdc>
<!-- FFDC: MBS has to be told about RCD parity error before cfg_wrdone_dly so it knows to retry writes -->
<ffdc>CFG_WRDONE_DLY</ffdc>
<!-- FFDC: MBS has to be told about RCD parity error before cfg_rdtag_dly so it knows to retry reads -->
<ffdc>CFG_RDTAG_DLY</ffdc>
<!-- FFDC: Injected RCD parity error not detected within detected max_cfg_rcd_protection_time, so RCD retry not effective -->
<ffdc>MAX_CFG_RCD_PROTECTION_TIME</ffdc>
<!-- FFDC: Capture register with the RCD retry settings -->
<ffdc>MBA_FARB0</ffdc>
<!-- FFDC: Capture MBACALFIR to see if at least the MBA detected the injected RCD parity error -->
<ffdc>MBACALFIR</ffdc>
<!-- Callout DIMM HIGH -->
<callout><target>DIMM</target><priority>HIGH</priority></callout>
<!-- Deconfigure DIMM -->
<deconfigure><target>DIMM</target></deconfigure>
<!-- Create GARD record for DIMM -->
<gard><target>DIMM</target></gard>
<!-- Callout MBA LOW -->
<callout><target>MBA</target><priority>LOW</priority></callout>
<!-- Deconfigure MBA -->
<deconfigure><target>MBA</target></deconfigure>
<!-- Create GARD record for MBA -->
<gard><target>MBA</target></gard>
</hwpError>
<hwpError>
<rc>RC_CEN_MSS_DRAMINIT_MC_PARITY_CHECKING_DISABLED</rc>
<description>Parity checking is disabled on this MBA, when it is expected to be enabled</description>
<!-- FFDC: Capture register with the RCD retry settings -->
<ffdc>MBA_FARB0</ffdc>
<!-- Callout FW HIGH -->
<callout><procedure>CODE</procedure><priority>HIGH</priority></callout>
<!-- Callout MBA LOW -->
<callout><target>MBA</target><priority>LOW</priority></callout>
<!-- Deconfigure MBA -->
<deconfigure><target>MBA</target></deconfigure>
<!-- Create GARD record for MBA -->
<gard><target>MBA</target></gard>
</hwpError>
</hwpErrors>
|
