1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
|
<!-- IBM_PROLOG_BEGIN_TAG -->
<!-- This is an automatically generated prolog. -->
<!-- -->
<!-- $Source: src/build/buildpnor/pnorLayoutFake.xml $ -->
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2019 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
<!-- Licensed under the Apache License, Version 2.0 (the "License"); -->
<!-- you may not use this file except in compliance with the License. -->
<!-- You may obtain a copy of the License at -->
<!-- -->
<!-- http://www.apache.org/licenses/LICENSE-2.0 -->
<!-- -->
<!-- Unless required by applicable law or agreed to in writing, software -->
<!-- distributed under the License is distributed on an "AS IS" BASIS, -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or -->
<!-- implied. See the License for the specific language governing -->
<!-- permissions and limitations under the License. -->
<!-- -->
<!-- IBM_PROLOG_END_TAG -->
<!--
Layout Description
<metadata> Element -> Contains high-level information about the PNOR layout.
<chipSize> -> Size of the chip that the pnor image will reside on
<imageSize> -> Size of PNOR image in bytes.
<blockSize> -> size of erase blocks in bytes.
<tocSize> -> size of each partition table
<sideAOffset> -> Location of Side A Partition Table
<sideBOffset> -> Location of Side B Partition Table
<side> -> Contains information about the side
<id> -> Id of the side (A or B)
<arrangement> -> Tag that specifies the arrangement of the side
(A-B-D or A-D-B)
A-B-D: Primary TOC (A),Backup TOC (B), and Section Information (Data - D)
A-D-B: Primary TOC (A), Section Information (Data - D), Backup TOC (B)
<golden/> -> Indicates that the side of the PNOR is golden
</metadata>
<section> Element -> Contains information about a PNOR Partition
<description> -> Text description of the partition.
Does not have to be machine readable.
<eyeCatch> -> Name of the Partition
<physicalOffset>-> Offset of the Partition in PNOR
in bytes.
<physicalSize> -> Size of the Partition in bytes.
<side> -> Side that this section is associated with.
could be (A, B, or sideless)
A - Section is associated with side A
B - Section is associated with side B
sideless - Indicates partition will be in both TOCs but
only one copy of the partition should be created
<testonly/> -> Indicates partition is used for internal testing only.
Partition should be skipped in production environments.
<ecc/> -> Indicates Partition should be ECC protected
<sha512Version/>-> Indicates Partition uses SHA512 for version information.
<sha512perEC/> -> Indicates SHA512 is used to indicate version for each
EC-specific image within the Partition.
<preserved/> -> Indicates Partition is preserved across code updates.
</section>
-->
<pnor>
<metadata>
<!-- NOTE: buildpnor expects power of 2 size, go to 8M for 6M image -->
<!-- @FIXME RTC 132396 -->
<imageSize>0x800000</imageSize>
<chipSize>0x800000</chipSize>
<blockSize>0x1000</blockSize>
<tocSize>0x1000</tocSize>
<sideAOffset>0x0</sideAOffset>
<sideBOffset>0x1000</sideBOffset>
<arrangement>A-B-D</arrangement>
<side>
<id>A</id>
</side>
</metadata>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>Module VPD (128K) -only supports 2 processors</description>
<eyeCatch>MVPD</eyeCatch>
<physicalOffset>0x2000</physicalOffset>
<physicalRegionSize>0x20000</physicalRegionSize>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>DIMM JEDEC (32K) supports 2 * 16 *512 bytes</description>
<eyeCatch>DJVPD</eyeCatch>
<physicalOffset>0x22000</physicalOffset>
<physicalRegionSize>0x8000</physicalRegionSize>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>Board/Centaur VPD (64K) - 1 board</description>
<eyeCatch>CVPD</eyeCatch>
<physicalOffset>0x2A000</physicalOffset>
<physicalRegionSize>0x10000</physicalRegionSize>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>Hostboot Error Logs (64K)</description>
<eyeCatch>HBEL</eyeCatch>
<physicalOffset>0x3A000</physicalOffset>
<physicalRegionSize>0x10000</physicalRegionSize>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>HCODE (512K) </description>
<eyeCatch>HCODE</eyeCatch>
<physicalOffset>0x4A000</physicalOffset>
<physicalRegionSize>0x80000</physicalRegionSize>
<sha512Version/>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>Attribute Data (256K)</description>
<eyeCatch>HBD</eyeCatch>
<physicalOffset>0xCA000</physicalOffset>
<physicalRegionSize>0x40000</physicalRegionSize>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>Hostboot Extended image (7.11MB w/o ECC)</description>
<eyeCatch>HBI</eyeCatch>
<physicalOffset>0x10A000</physicalOffset>
<physicalRegionSize>0x800000</physicalRegionSize>
<side>sideless</side>
</section>
<section>
<!-- NOTE: smaller than official layout for fake-PNOR -->
<description>Centaur Hw Image (12K)</description>
<eyeCatch>CENHWIMG</eyeCatch>
<physicalOffset>0x90A000</physicalOffset>
<physicalRegionSize>0x3000</physicalRegionSize>
<sha512Version/>
<side>sideless</side>
</section>
</pnor>
|
