From da8dc237c389736461f396c0b635ee2bbdca5755 Mon Sep 17 00:00:00 2001 From: Louis Stermole Date: Mon, 17 Dec 2018 08:46:03 -0500 Subject: Add new MSS attributes for Axone ATTR_MEM_MRW_IS_PLANAR ATTR_MEM_EFF_DIMM_SPARE ATTR_MEM_VPD_DQ_MAP Change-Id: I1e63f4d6113f4adbcd7f149f00c14bb023115611 Original-Change-Id: I36915bf7aa8c6fffc3e8b27aea595d9feb1760dc Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/69903 Tested-by: FSP CI Jenkins Tested-by: Jenkins Server Reviewed-by: Caleb N. Palmer Tested-by: HWSV CI Tested-by: Hostboot CI Reviewed-by: STEPHEN GLANCY Reviewed-by: ANDRE A. MARIN Reviewed-by: Jennifer A. Stofer Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71934 Reviewed-by: Christian R. Geddes Tested-by: Christian R. Geddes --- .../xml/attribute_info/generic_memory_eff_attributes.xml | 15 +++++++++++++++ 1 file changed, 15 insertions(+) (limited to 'src') diff --git a/src/import/generic/procedures/xml/attribute_info/generic_memory_eff_attributes.xml b/src/import/generic/procedures/xml/attribute_info/generic_memory_eff_attributes.xml index 700cb20b9..c94dc98fe 100644 --- a/src/import/generic/procedures/xml/attribute_info/generic_memory_eff_attributes.xml +++ b/src/import/generic/procedures/xml/attribute_info/generic_memory_eff_attributes.xml @@ -646,6 +646,21 @@ dimm_size + + ATTR_MEM_EFF_DIMM_SPARE + TARGET_TYPE_MEM_PORT + + Spare DRAM availability. Used in various locations and is computed in mss_eff_cnfg. + Array indexes are [DIMM][RANK] + + + uint8 + NO_SPARE = 0, LOW_NIBBLE = 1, HIGH_NIBBLE = 2, FULL_BYTE = 3 + + 2 4 + dimm_spare + + ATTR_MEM_EFF_DRAM_CL TARGET_TYPE_MEM_PORT -- cgit v1.2.3