summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* Bootloader needs to dcbz the cache before using itMarty Gloff2016-04-055-17/+45
* Adding bootloader support in auto release tool, and moving Fix CompleteElizabeth Liner2016-04-041-8/+7
* Add doorbell support.Patrick Williams2016-04-0410-5/+168
* Level 2 HWP for p9_select_clock_muxAnusha Reddy Rangareddygari2016-04-042-1/+13
* Story 128106: FAPI2 - Support attributes that use attribute overridePrasad Bg Ranganath2016-04-042-20/+151
* Re-enable hbrt testcases in P9Corey Swenson2016-04-044-59/+54
* ISTEP08 HWP enablementMatt Derksen2016-04-0419-480/+886
* Remove more old fapi1 stuffDan Crowell2016-04-04155-89219/+91
* ifCompiler -- initfile HWP generation code to match specificationJoe McGill2016-04-012-206/+206
* Change the mcbist draminit_mc timeout to be based on the address rangeBrian Silver2016-04-011-1/+7
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2016-04-012-11/+83
* Add spd cache, fix unit tests, and eff_config prototypeAndre Marin2016-04-014-217/+272
* Fix error in training by removing inline specifiersBrian Silver2016-04-011-6/+6
* Change comments, return code for mcbist 2 port testingBrian Silver2016-04-011-0/+2
* Add address::get_mrank_range(), get_srank_range()Brian Silver2016-04-011-53/+130
* Add dp16 io tx dll/vreg configBrian Silver2016-04-014-89/+237
* Add phy control error checking, clean up dp16, apbBrian Silver2016-04-017-296/+559
* Add vpd_decode, remove fake_vpd scaffoldBrian Silver2016-04-011-0/+1657
* Add mss throttle files L1Andre Marin2016-04-011-11/+11
* Change procedure include pathsBrian Silver2016-04-011-5/+5
* Add ability to disable port fails for trainingBrian Silver2016-04-011-0/+24
* Change address translation registers to account for MCA odd portsBrian Silver2016-04-011-3/+11
* Add initial FIR checking for APB interfaceBrian Silver2016-04-012-0/+395
* Add physical/mcbist address classBrian Silver2016-04-011-0/+282
* Change DIMM_SIZE from 8 bits to 32 bitsBrian Silver2016-04-012-2/+2
* Modify spd_decoder, eff_config, unit tests. Modify dependent filesAndre Marin2016-04-019-2853/+5036
* Add support for checking PC errors on initial calBrian Silver2016-04-011-1/+30
* Add eff_memory_size APIBrian Silver2016-04-012-0/+113
* Fix mcbist control register; was config registerBrian Silver2016-04-011-1/+1
* Change WC to follow the new register block patternBrian Silver2016-04-014-190/+445
* Change read control API to match desired design, add design docBrian Silver2016-04-012-11/+32
* Change WRCLK_PR so that we don't trash the sim initsBrian Silver2016-04-011-2/+4
* Change RC_CONFIG2 for sim settings (BL8)Brian Silver2016-04-011-22/+23
* Add mcbist L2 functionBrian Silver2016-04-019-84/+1557
* Fixed doxygen errors and typosJacob Harvey2016-04-0131-529/+526
* Added mss_spd_ut, edited mss_utils_ut, fixed ecmd_facade & return_codeAndre Marin2016-04-011-13/+15
* Add dump_regs for PHY registersBrian Silver2016-04-015-198/+1390
* Add dump_regs for MCBrian Silver2016-04-012-0/+364
* Change polling to include probes, add granular training controlsBrian Silver2016-04-015-31/+83
* Add PHY RC class, update setup cal for 2D wc/rcBrian Silver2016-04-013-68/+604
* Changes related to model 31, attr changes for sim latenciesBrian Silver2016-04-012-4/+45
* Added mss::get/putScomBrian Silver2016-04-0111-80/+194
* Initial commit of memory subsystemBrian Silver2016-04-0142-0/+13042
* PRD: bad links generated for error log plugin codeZane Shelley2016-04-011-1/+1
* PCIE phase1/phase2 initialization procedure.Gou Peng Fei2016-04-011-6/+259
* Add cstdint.H as part of C++11 supportDan Crowell2016-04-011-0/+71
* PCIE Level 1 proceduresJoe McGill2016-04-011-0/+500
* PRD: Modified makefiles to remove all P8 referencesZane Shelley2016-04-0110-62/+235
* PRD: Removed remaining P8 codeZane Shelley2016-04-0113-27/+53
* PRD: Partially flattened framework directoriesZane Shelley2016-04-019-63/+98
OpenPOWER on IntegriCloud