summaryrefslogtreecommitdiffstats
path: root/src/usr/pore/poreve
Commit message (Collapse)AuthorAgeFilesLines
* Enable cen_sbe_tp_chiplet_init1 runThi Tran2012-06-181-122/+139
| | | | | | | | | | | | | Disable run in Simics to avoid build break RTC 42926 Change-Id: I1f63504362254fa3c90f25cbea118aff35cff153 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/1196 Tested-by: Jenkins Server Reviewed-by: Mark W. Wenning <wenning@us.ibm.com> Reviewed-by: MIKE J. JONES <mjjones@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* VSBE code change to run SBE cen_sbe_tp_chiplet_init1Thi Tran2012-03-085-977/+238
| | | | | | | | | | Updated with Review comments Change-Id: I745f0cd19b5e3159bba590f4efa9eab6fec71779 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/710 Tested-by: Jenkins Server Reviewed-by: MIKE J. JONES <mjjones@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Initial VSBE SupportsThi Tran2012-02-0745-0/+18237
Fixed test case failure Change-Id: Ie388aebddacba99dfc6cc04e5fe98f0e8ca8b4bd Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/520 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
OpenPOWER on IntegriCloud