summaryrefslogtreecommitdiffstats
path: root/src/usr/i2c/runtime
Commit message (Collapse)AuthorAgeFilesLines
* Add explicit delays to centaur sensor cache enable and disableDan Crowell2016-06-171-1/+13
| | | | | | | | | | | | | | | | | | | | | | We discovered that if multiple Centaur i2c operations are running while the chip is trying to read the dimm temps that we will eventually time out the OCC due to collisions. TO fix this we need to add explicit delays between enable->disable (30ms) and also between disable->enable (2ms) to allow the sensor cache to get valid data. Change-Id: I16c96482f4827097d9af7b1e08dcd42375ae8d30 CQ: SW354148 ForwardPort: yes Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/25723 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Tested-by: FSP CI Jenkins Reviewed-by: Matthew A. Ploetz <maploetz@us.ibm.com> Reviewed-by: Michael Baiocchi <mbaiocch@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/25982
* SW316014: INITPROC: updates to implement SBE interrupt serviceThi Tran2015-08-241-41/+36
| | | | | | | | | | | | | | CMVC-Coreq: 968951 CQ:SW316014 Change-Id: I31c015962f39342d0d1d9d575fd0c4569496918c Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19475 Reviewed-by: Thi N. Tran <thi@us.ibm.com> Tested-by: Thi N. Tran <thi@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/19478 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Disable OCC Sensor Cache during Centaur I2C access at RuntimeCorey Swenson2015-05-011-0/+93
| | | | | | | | | Change-Id: I4520421f3d3e1c7cb7f58874bd4076acced7ddd3 RTC: 125538 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/16653 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Disable Centaur I2C at runtimeCorey Swenson2015-04-241-34/+42
| | | | | | | | | Change-Id: I0425f642ed84041e604ad8004f77f0c385227526 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/17387 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix device address and offset for I2C runtimeCorey Swenson2015-03-261-9/+43
| | | | | | | | | | Change-Id: I8aae26f0e7d774059547b110c4bd643115570116 RTC: 125281 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/16255 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* HBRT Runtime VPD UpdatesCorey Swenson2015-02-182-0/+263
Enables writes to VPD and handles disabling PNOR cache in manufacturing mode Change-Id: I03d4246ceb91520939f8b04f3b3d2fc31c116079 RTC: 114911 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15462 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
OpenPOWER on IntegriCloud