| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
|
|
|
| |
some of the constants to make them a little more consistent with
some of the other modules.
Change-Id: I56d9de9179fe088b46aaa41c6b46e06b6e4ca423
Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/704
Tested-by: Jenkins Server
Reviewed-by: Douglas R. Gilbert <dgilbert@us.ibm.com>
Reviewed-by: Melissa J. Connell <missyc@us.ibm.com>
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
|
|
|
|
|
|
|
| |
Change-Id: Ibe49dc935206775de032d397b2800a7b83208283
Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/630
Tested-by: Jenkins Server
Reviewed-by: Monte K. Copeland <copelanm@us.ibm.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
for each chip versus a single global mutex.
RTC Story 4389
Also stuck in a quick fix for Issue 4493 at the same time.
Verified against VENICE model with a Centaur.
Change-Id: I62fc2c979315b60594104550f8095aa80996c40f
Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/599
Tested-by: Jenkins Server
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
- Create/update Centaur chips, MBS, MBA units
- Add unit testcase to query the Centaurs
- Update the Venice, VBU target instances
- Increase max endpoint pairs to 10
- Other general model updates for compatibility, consistency
- Register FSISCOM and SCOM operations with DD framework for Centaur chips
Change-Id: If43bc57888e66b7d2ea53704ca703328eec844f9
Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/465
Tested-by: Jenkins Server
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
|
|
Change-Id: Ia65187cd475da725250a17cec59b1aa6ff805f84
Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/453
Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Tested-by: Jenkins Server
|