summaryrefslogtreecommitdiffstats
path: root/src/usr/fsi/fsidd.C
Commit message (Collapse)AuthorAgeFilesLines
* When FSI initialized by SP only use enable reg for detectionDean Sanner2018-04-161-7/+4
| | | | | | | | | | | | | | | | | FSI protocol indicates that when a port is enabled the MLEVP0 can toggle. Thus slave detect can only rely on MENP0. Change-Id: I197813217196ae03aed7c090e674fdfe946163d4 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/57187 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Prachi Gupta <pragupta@us.ibm.com> Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com> CI-Ready: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Remove PIB reset recovery for everything except CentaurDan Crowell2017-04-171-7/+15
| | | | | | | | | | | | | | | | A PIB reset is a catastrophic event in P9, causing issues to other logic (e.g. power management engines). Change-Id: I65cca3bf5574f56e8851bf535037be38bcbb4910 RTC: 167651 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39279 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Adding FSI and PNOR interfaces for PRD FIRDATA in HBRTElizabeth Liner2017-02-161-100/+67
| | | | | | | | | | Change-Id: I515a328e50536d92f0ab80229cd8d939f89412c7 RTC:127358 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/35008 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Ignore CHIP_OFFLINE pib error when scom is multicastcrgeddes2016-11-141-7/+1
| | | | | | | | | | | | | | When a scom returns an error that says the chip was offline, if it was a multicasted scom we expect this to happen so we can ignore the error and continue RTC:163898 Change-Id: Id9753eab70f78573f0c8d27a74aef62e5715e85c Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/32455 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Zane C. Shelley <zshelle@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
* Include MFSI offset for Centaur access from OCCDan Crowell2015-10-061-0/+8
| | | | | | | | | | | | | | | | | Add the FSI offset for the MFSI master to the base address for cascaded slaves, this allows access to the Centaurs hanging off the non-master processors from the OCC FIR collection code. Change-Id: I5b6c1d77e90f233cab99bb74f5374d0456093cbc CQ: SW322919 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/20930 Tested-by: Jenkins Server Tested-by: Jenkins OP Build CI Tested-by: Jenkins OP HW Tested-by: FSP CI Jenkins Reviewed-by: Zane Shelley <zshelle@us.ibm.com> Reviewed-by: MATTHEW A. PLOETZ <maploetz@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* New interfaces to get FSI and PNOR info for Xstop codeDan Crowell2015-02-181-11/+20
| | | | | | | | | | | | | | | Added new external interfaces to retrieve information about the FSI topology and the PNOR characteristics in order to enable the checkstop analysis code that runs on the OCC. RTC: 108820 Change-Id: Ibbe9bca8eee4c8ac86006b1ad881bd8b2c3b8280 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15726 Tested-by: Jenkins Server Reviewed-by: Zane Shelley <zshelle@us.ibm.com> Reviewed-by: William H. Schwartz <whs@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Reduce traces in FSI init pathDan Crowell2015-02-111-10/+10
| | | | | | | | | Change-Id: I2368db946091ae4fbe15135356483d9ec103677c CQ: SW293785 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/15652 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com>
* Enable FSI-based I2C Device Driver SupportMike Baiocchi2014-10-281-24/+68
| | | | | | | | | | | | | | | This commit adds FSI I2C Device Driver read and write support. The majority of interfaces are common, with the main difference being the registers that are being used. The FSI Device Driver also had to be udpated to support non-4-byte reads and writes. Change-Id: Ife3cfaedc6f23a161192710d1e9f1e74a942d399 RTC: 109926 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/13300 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: ANIRUDH BAGEPALLI <abagepa@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Workaround GCC ICE in 4.8Patrick Williams2014-07-021-4/+9
| | | | | | | Change-Id: Iebdf940c1fb7063f7314ec92ce8f99827e6fa2c2 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11941 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add customer error descriptions to error log headers.Doug Gilbert2014-06-231-0/+26
| | | | | | | | | | Change-Id: Ibb2f1219b6f2ff27e9b09fea4d36c2616fb7ddf9 RTC: 110397 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11079 Tested-by: Jenkins Server Reviewed-by: Andrew J. Geissler <andrewg@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Reset all slaves during initial FSI setupDan Crowell2014-06-201-3/+62
| | | | | | | | | Change-Id: I9652e3ef727e022e3462fb92d93d9569f7d0ee41 CQ: SW260037 Backport: release-fips811 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11072 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add missing callout to MAEB errorDan Crowell2014-05-291-9/+16
| | | | | | | | | | | | | | Also modified a few other callouts based on experiences in the lab Change-Id: I26c905ee64744292249597709b53945e8746e09f CQ: SW261736 Backport: release-fips811 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11168 Tested-by: Jenkins Server Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Change copyright prolog for all files to Apache.Patrick Williams2014-05-211-10/+10
| | | | | | | Change-Id: I5664587b4f889099290ef50d50fa9ce5e580e1eb Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/11167 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Set CMFSI fields correctly in the devtree for altmasterDan Crowell2014-05-211-1/+36
| | | | | | | | Change-Id: I4a36c70d36ec0603d053d5198a2aa78c07c63334 RTC: 35041 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10626 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Data exception when lots of FRU's don't have VPD provided by FSPDoug Gilbert2014-05-081-6/+12
| | | | | | | | | Change-Id: I05d15ed1ab28449e95f84614615b4b21b7fe7a62 RTC:98409 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10841 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* FSI support for alt-masterDan Crowell2014-04-251-88/+286
| | | | | | | | | | Change-Id: I131ef80db728bde1218d6691219159b765a9c4d9 RTC: 35041 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10043 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix FSI MRW ParsingDan Crowell2014-04-151-2/+32
| | | | | | | | | | | | Missed a case where the alt-master chip was pointing to the wrong master. Change-Id: I0e8010c5adb871344a7d1fd11fefd7f7f152ec72 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10529 Reviewed-by: Andrew J. Geissler <andrewg@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix bad FSI port usageDan Crowell2014-04-081-2/+4
| | | | | | | | | | | | | The change to support the alt FSI paths introduced a case where we had a chip with a MFSI master but no port. I changed the code to force this into a 'no master' setting. Change-Id: I2f301615f375285ecf28091aea90668f6dc382f1 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/10240 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Improved handling for bad scom/fsi failuresDan Crowell2014-04-031-8/+69
| | | | | | | | | | | | | | | | Added more error recovery to the FSI logic to handle cases where a bad scom would leave the hardware in an error state for the next IPL. See SW252028 for details on the failing scenario that exposed the problem. CQ: SW253637 Backport: release-fips810 Change-Id: I37c5625414247c7a65c4b1a7d631c6764c3606fc Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9840 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Always use PIB2OPB-1 on proc1 in BrazosDan Crowell2014-03-211-3/+16
| | | | | | | | | | | | | | | If FSP-B is not installed, the PIB2OPB-0 logic has no clocks so we get xscom errors if we attempt to access it. Until the full B-port support is in place (see RTC: 35041) I have a hack to get systems IPLing again. Change-Id: Ia4c4b04e3041f5722ed1fae7526370de2a4bc9d8 CQ: SW252489 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9711 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Force low-level hardware ops to use delayed deconfigDan Crowell2014-03-211-13/+18
| | | | | | | | | | | | | | | Some code (PRD) chooses to commit errors from register accesses immediately and then continue on. If the error ends up deconfiguring a target that can then lead to even more confusing results downstream. Change-Id: I289b43506a6d7c9d18d4ac6792fffbfc733daea6 CQ: SW250177 Backport: release-fips810 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9415 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix Brazos CI FailDan Crowell2014-03-071-0/+13
| | | | | | | | | | | | I disabled the apparently problematic checking of the MAEB on Brazos for now because it seems to have a constant error. Change-Id: Ifc7c34b200ee87c3d61c5711fe47b57abb22cc3e Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9387 Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Better handling of FSI error path during initDan Crowell2014-03-051-30/+63
| | | | | | | | | | | | | Temporarily (probably) disabling the local FSI master operations until the code is refactored to handle a multi-threaded scenario correctly. Change-Id: Ie8f48281b20d8a05a56f585a4b0d370ca0b81ccd CQ: SW250080 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9290 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Improve FSI PIB2OPB Error RecoveryDan Crowell2014-03-031-84/+199
| | | | | | | | | | | | Modified which error bits are checked in the PIB2OPB status as well as changing a few error reset functions. Change-Id: I27676947983f0b66c940d68bbd5f134912749ad9 CQ: SW248395 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/9238 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Increase timeout for PIB2OPB operationsDan Crowell2014-02-191-2/+2
| | | | | | | | Change-Id: I2a31e3fd79c9d89ff3df9807361e161508aa11af CQ: SW247297 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8994 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Targeting updates for alt-master FSIDan Crowell2014-02-111-6/+8
| | | | | | | | | | | | | Preemptively adding the new attributes to support the alt-master FSI paths. Note that the support to use the new attributes is not there yet but this should save some bringup test headaches. Change-Id: I003d1e7453633af27e2d5c305d702f710954f4aa RTC: 35041 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8376 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add Callouts to I2C and VPD driversMike Baiocchi2014-01-151-1/+1
| | | | | | | | | | | | Callouts were added to I2C, EEPROM, MVPD and CVPD (via IPVPD code), and SPD code. Change-Id: Ibcb14ea3a228a5175b6faed06189286b0e0526bc RTC: 69113 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/7966 Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* BEAM fixes for fsi,runtimeDan Crowell2014-01-131-4/+4
| | | | | | | | | | Change-Id: I6d285e9ca357ebbf0c1b0f7118da0f5b727113d3 RTC: 84070 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/7947 Tested-by: Jenkins Server Reviewed-by: Douglas R. Gilbert <dgilbert@us.ibm.com> Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Increase FSI polling timeoutDan Crowell2013-12-091-2/+2
| | | | | | | | | | | | | | Our current timeout of 4ms should be sufficient, but it might be possible that our Timebase->Real Time calculation is a little off. I'm increasing the timeout to 10ms to be completely sure it is big enough. Change-Id: I90bb355d24cf6d809b90fe2c6a5e77f69a1be2cb CQ: SW236663 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/7584 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add FFDC to FSI SCOM ErrorsDan Crowell2013-12-091-0/+9
| | | | | | | | | Change-Id: I5506bca1467d1f15d7c3885756cdc84d0f01d9ea CQ: SW235042 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/7576 Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* FSI Error HandlingDan Crowell2013-10-171-361/+563
| | | | | | | | Change-Id: Ie4d9b8d96fd84b4b263466c7637e5e9ef2641f50 RTC: 35287 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/6442 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Brazos FSI workaroundsDan Crowell2013-10-091-1/+14
| | | | | | | | | | | | | | | Two changes in here: 1) Ignore 2 error bits that are turned on at FSP standby and never get cleared. 2) Avoid using xscom to do direct master operations so that we never use the flipped alt-master ports. See CQ SW224509 for more information. Change-Id: I12591fd9e7b368393ac8d062ab6bee7ba34d02c7 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/6560 Tested-by: Jenkins Server Reviewed-by: Dean Sanner <dsanner@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* FSI SCOM Error HandlingDan Crowell2013-09-131-163/+196
| | | | | | | | Change-Id: I1538fbf386d5480e473f3f0b049492d494412624 RTC: 35064 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/5825 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* HB-driven FSI Init (part 1)Dan Crowell2013-08-231-341/+445
| | | | | | | | | | | | | | | With this code an IPL on a single DCM system makes it up into cen_sbe_tp_chiplet_init1 before it fails due to a Centaur SBE issue. In addition to changes in the init flow, some updates have been made to the error recovery/logging paths. Similar results now seen on 2-DCM system. Change-Id: I6c4b31ee568919c81d388c99ceb26c24705da9be RTC: 67844 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/5394 Tested-by: Jenkins Server Reviewed-by: William H. Schwartz <whs@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* FSI Fixes for multi-chip supportDan Crowell2013-07-011-10/+37
| | | | | | | | | | | | | | Changes include the following: - Fix for modified slave break behavior - Xscom chipid bug fix RTC: 64149 Change-Id: Icd9c93ed265f0004ab4a726fcc01bde0cbe3eadf Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/5097 Tested-by: Jenkins Server Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Clear OPB Errors before starting FSI InitDan Crowell2013-06-211-0/+61
| | | | | | | | | | | Some systems seem to power on with OPB Overrun errors. Added code to clear out the OPB status regs before doing anything else. Change-Id: I583fcb0964a7754f3fb6c558d528cbacc1e50714 CQ: SW210986 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/5136 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add FSI FFDC Data CollectionMike Baiocchi2013-05-151-0/+162
| | | | | | | | | | | | | | To address the request to update present detect error log, we've added getFsiFFDC() and related functions. We've called these functions in the fail paths of the present detect functions. Change-Id: I763bf4056c35ebebdf7a0f2d4d3d31862a4d0091 RTC: 66865 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/4116 Reviewed-by: Michael Baiocchi <baiocchi@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* BEAM fixes for various components.Patrick Williams2013-05-151-1/+1
| | | | | | | | | | | Change-Id: I900f33eefeeeaa35d981b93c1af0bec8ab4000c2 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/4424 Tested-by: Jenkins Server Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: Mark W. Wenning <wenning@us.ibm.com> Reviewed-by: Brian H. Horton <brianh@linux.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Uninitialized variable in FSIDD.Patrick Williams2013-04-171-17/+5
| | | | | | | | | Change-Id: Ie3fa44eb063c2c51c2fd611114c789fea5f3c71f Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/4037 Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Tested-by: Jenkins Server Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Add FSI Registers to FFDC section in FSI device driverMike Baiocchi2013-02-281-38/+103
| | | | | | | | | | | | | | Added error log user detail sections into several error paths of FSI deveice driver functions. These sections added targets and registers to the error log. Change-Id: I37622381ab0dd48454a9810233cdb11d725c5ed6 RTC: 44490 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/3305 Tested-by: Jenkins Server Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Reduce trace buffer sizes.Patrick Williams2012-12-141-39/+39
| | | | | | | Change-Id: I13a80f814fd13a30315320c0b0c7374f39c3ecc2 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2522 Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Tested-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Additional tweaks to MPIPL attributes.CamVan Nguyen2012-12-081-2/+2
| | | | | | | Change-Id: I43f9f9dd38d2cfe90a0f2df6984e4f715a822157 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2560 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* MPIPL Updates for FSI InitDan Crowell2012-12-041-5/+27
| | | | | | | | | | | | Added code to skip the FSI hardware initialization if we are in MPIPL mode. Change-Id: I2ae6c6bf3600801ee92bea76083257ea98d7a8cf RTC: 59084 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2465 Tested-by: Jenkins Server Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix bad address discovered in VPO multichip configDan Crowell2012-11-131-1/+1
| | | | | | | | | | | | Details abound in CQ HW226693. Basically the code was accessing the wrong register address because of some bad byte/word math. The hardware flagged an error on the outbound message as soon as we attempted a write to 1830D1. Change-Id: Ie36cb44349d1e896a5a7e3962150dbdf265cfadf Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2291 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix EC check for FSI workaroundDan Crowell2012-11-071-5/+40
| | | | | | | | | | | | | I noticed looking at some traces that my code wasn't actually running the workaround because it was checking an attribute that wasn't set yet. The code was changed to check the hardware directly. Change-Id: I1ceff1f191f831fe64e01c1cd0c241552df050f2 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2103 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: Melissa J. Connell <missyc@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Fix FSI FFDC CollectionDan Crowell2012-10-171-10/+6
| | | | | | | | | | | | I had some reversed logic that prevents FSI FFDC from getting collected correctly. I also made an unrelated change to improve FAPI SRCs that was bugging me recently. Change-Id: I86c480cb2234120eda26016621ab8c8269c04d72 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/2018 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Enable Legacy FSI Mode for Buf HW204566Dan Crowell2012-09-261-24/+33
| | | | | | | | | | | | | Murano DD1.0 has a bug in the new 1:1 FSI clock logic that causes the slave presence detection to lie. As a workaround we will temporarily enable 4:1 mode to do the presence detect. Change-Id: I828e52e5840b782d3ee894bcc0b3118a562c2af5 RTC: 48896 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/1841 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* FSI fix for VPODan Crowell2012-08-031-8/+8
| | | | | | | | | | | A previous fix for Simics broke VPO. I had to add a new attribute to split the 2 halves of FSI initialization since Simics and VPO have different behaviors. Change-Id: Ib06a9969475e8033dff24b5083cdf411054e2b78 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/1441 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Handle FSP initializing FSI slaves betterDan Crowell2012-07-281-5/+15
| | | | | | | | | | | | | | | Two minor changes: 1) Noticed a bug in the last update that will throw off our presence detection 2) Started checking the Port Enable register to see what ports FSP actually enabled Change-Id: I84b49f5d57007376eee7a96149a5dd0975de7658 Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/1416 Tested-by: Jenkins Server Reviewed-by: Van H. Lee <vanlee@us.ibm.com> Reviewed-by: ADAM R. MUHLE <armuhle@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
* Remove init of Master FSI logic when FSP is presentDan Crowell2012-07-171-23/+44
| | | | | | | | | | | New FSP or Simics code started locking up due to Hostboot re-initializing the master FSI logic. Change-Id: Id8810b37a5e86a23d467c1a7b7fac152c2af936b Reviewed-on: http://gfw160.austin.ibm.com:8080/gerrit/1380 Tested-by: Jenkins Server Reviewed-by: Terry J. Opie <opiet@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
OpenPOWER on IntegriCloud