summaryrefslogtreecommitdiffstats
path: root/src/import
Commit message (Expand)AuthorAgeFilesLines
* io xbus linktrainChris Steffen2016-04-211-2/+171
* P9 I/O Xbus Link Training Level 2 CommitChris Steffen2016-04-211-0/+28
* Updated IO Regs to Drop Y and added Scom Access MethodChris Steffen2016-04-211-3859/+2118
* io xbus linktrainChris Steffen2016-04-211-245/+209
* Updated IO Regs to Drop Y and added Scom Access MethodChris Steffen2016-04-211-0/+332
* L2 HWPs -- p9_smp_link_layer and p9_fab_iovalidJoe McGill2016-04-211-0/+34
* Fix all incorrect copyright prologsStephen Cprek2016-04-212-2/+2
* P9 I/O Restore Erepair + Power Down Lanes L2Chris Steffen2016-04-216-20/+393
* I/O Xbus Read / Restore eRepair L1 ProceduresChris Steffen2016-04-213-0/+161
* first draft of ppe_closed/cme & sgpe, and common/pmlib/Yue Du2016-04-211-0/+69
* Change PHY WC register block to functional APIBrian Silver2016-04-211-283/+316
* Update xbus dccalChris Steffen2016-04-213-374/+445
* first draft of ppe_closed/cme & sgpe, and common/pmlib/Yue Du2016-04-211-0/+2043
* io xbus linktrainChris Steffen2016-04-214-78/+1123
* Change draminit_mc to run ECC mode not compare modeBrian Silver2016-04-211-6/+2
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2016-04-212-1/+12
* L2 HWPs -- p9_smp_link_layer and p9_fab_iovalidJoe McGill2016-04-211-0/+34
* Fix all incorrect copyright prologsStephen Cprek2016-04-211-1/+1
* P9-XIP: improved image reportsMartin Peschke2016-04-211-4/+4
* P9-XIP: remove dead macro .xip_cvs_revisionMartin Peschke2016-04-211-65/+1
* Add count_dimmBrian Silver2016-04-212-3/+12
* P9 I/O X Trainadv L2Chris Steffen2016-04-211-0/+53
* Level 2 HWP p9_mem_pll_setup.CSunil.Kumar2016-04-211-5/+81
* L2 HWPs - p9_throttle_syncThi Tran2016-04-212-41/+212
* FAPI2 - Error/FFDC work related updatesThi Tran2016-04-061-78/+0
* Update FFDC mechanism to better handle targets, buffersBrian Silver2016-04-061-2/+2
* Error/xml parsing and FFDC classesBrian Silver2016-04-061-0/+78
* Level 2 HWP for p9_select_clock_muxAnusha Reddy Rangareddygari2016-04-042-1/+13
* ifCompiler -- initfile HWP generation code to match specificationJoe McGill2016-04-012-206/+206
* Change the mcbist draminit_mc timeout to be based on the address rangeBrian Silver2016-04-011-1/+7
* Change draminit_mc mcbist subtest to perform compares rather than ECCBrian Silver2016-04-012-11/+83
* Add spd cache, fix unit tests, and eff_config prototypeAndre Marin2016-04-014-217/+272
* Fix error in training by removing inline specifiersBrian Silver2016-04-011-6/+6
* Change comments, return code for mcbist 2 port testingBrian Silver2016-04-011-0/+2
* Add address::get_mrank_range(), get_srank_range()Brian Silver2016-04-011-53/+130
* Add dp16 io tx dll/vreg configBrian Silver2016-04-014-89/+237
* Add phy control error checking, clean up dp16, apbBrian Silver2016-04-017-296/+559
* Add vpd_decode, remove fake_vpd scaffoldBrian Silver2016-04-011-0/+1657
* Add mss throttle files L1Andre Marin2016-04-011-11/+11
* Change procedure include pathsBrian Silver2016-04-011-5/+5
* Add ability to disable port fails for trainingBrian Silver2016-04-011-0/+24
* Change address translation registers to account for MCA odd portsBrian Silver2016-04-011-3/+11
* Add initial FIR checking for APB interfaceBrian Silver2016-04-012-0/+395
* Add physical/mcbist address classBrian Silver2016-04-011-0/+282
* Change DIMM_SIZE from 8 bits to 32 bitsBrian Silver2016-04-012-2/+2
* Modify spd_decoder, eff_config, unit tests. Modify dependent filesAndre Marin2016-04-019-2853/+5036
* Add support for checking PC errors on initial calBrian Silver2016-04-011-1/+30
* Add eff_memory_size APIBrian Silver2016-04-012-0/+113
* Fix mcbist control register; was config registerBrian Silver2016-04-011-1/+1
* Change WC to follow the new register block patternBrian Silver2016-04-014-190/+445
OpenPOWER on IntegriCloud