summaryrefslogtreecommitdiffstats
path: root/src/import/chips
Commit message (Expand)AuthorAgeFilesLines
* Add empty p9a unit test and axone_pre_data_engine files for HB mirroringAndre Marin2019-02-171-0/+24
* Add L1 procedures for p9a and makefilesAndre Marin2019-02-174-0/+28
* Add empty HWPs, UTs, and makefiles needed for AxoneAndre Marin2019-02-174-0/+96
* Explorer_inband support: add response data buffer to getRSPMatt Derksen2019-02-153-4/+23
* Fix tags in exp_omi_train attribute xmlChristian Geddes2019-02-151-5/+7
* Convert mss explorer and axone code to use attr accessorsLouis Stermole2019-02-151-0/+7
* Update setup_fw_boot_config() to read out actual values from attributesAlvin Wang2019-02-151-0/+146
* Revert "Adds exp_draminit_mc"Jennifer A. Stofer2019-02-142-108/+0
* Adds exp_draminit_mcAlvin Wang2019-02-142-0/+108
* Adds initfile for ExplorerBen Gass2019-02-142-0/+89
* Rename exp procedures files to match FW docAndre Marin2019-02-148-0/+192
* Add p9a_mss_volt procedureLouis Stermole2019-02-141-1/+20
* Add L1 procedures for p9a and makefilesAndre Marin2019-02-148-0/+224
* Explorer registers and fields generated from devBen Gass2019-02-141-24/+0
* Adds p9a chip directory structureStephen Glancy2019-02-1427-0/+648
* Update to allow DDR4-SORDIMM modules to be used [3].Evan Lojewski2019-02-131-1/+4
* Axone core initfile update to match Nimbus DD23Jenny Huynh2019-02-131-77/+568
* Added Alink changes in attributes and initfilesPretty Mariam Jacob2019-02-134-761/+618
* Memory Controller Axone initfiles - initialAdam Hale2019-02-1317-24/+1169
* Updates MCA write and read timingsStephen Glancy2019-02-138-13/+328
* Update i2c driver for OCMB chipChristian Geddes2019-02-132-26/+40
* Adds p9a_omi_train procedure(START)Alvin Wang2019-02-1311-55/+1328
* Added p9a_omi_train procedureAlvin Wang2019-02-132-0/+81
* HW477626 Dangerous Elk - Reapply for all CDD12+ risk levelsJenny Huynh2019-02-131-4/+2
* PPB:New attribute ATTR_PMCR_MOST_RECENT_MODE for PMCR requestPrasad Bg Ranganath2019-02-132-1/+20
* SMF: Populates unsecure HOMER with SC2 instruction.Prem Shanker Jha2019-02-134-6/+90
* Disable maint address mode before rcd_load during NVDIMM post-restoreTsung Yeung2019-02-132-11/+67
* Convert mss explorer and axone code to use attr accessorsLouis Stermole2019-02-131-34/+14
* Update setup_fw_boot_config() to read out actual values from attributesAlvin Wang2019-02-132-39/+55
* Adds explorer OMI training codeStephen Glancy2019-02-134-0/+232
* Adds blank Explorer MMIO setup filesStephen Glancy2019-02-131-0/+24
* Adds workaround for LRDIMM to clear FIRsLi Meng2019-02-131-0/+6
* Fixes LRDIMM NTTM mode read timing for HW bugStephen Glancy2019-02-131-1/+7
* Adjust STR enter sequence to enable immediate entryTsung Yeung2019-02-133-21/+69
* Adds some BCW safe delay for LRDIMMLi Meng2019-02-121-3/+5
* Update p9a.omi_init.scom.initfileBen Gass2019-02-121-2/+0
* Implement exp_check_for_readyAndre Marin2019-02-122-0/+88
* Move lpc_rw to a source filespashabk-in2019-02-121-1/+0
* p9_sbe_lpc_init: Skip final error check for Fleetwood GA1Joachim Fenkes2019-02-121-0/+2
* Revert "lpc_init: Correct LPC host controller timeout value"Jennifer A. Stofer2019-02-121-1/+1
* lpc_init: Correct LPC host controller timeout valueJoachim Fenkes2019-02-121-1/+1
* Introducing lpc utils source filespashabk-in2019-02-121-0/+1
* p9_sbe_lpc_init: Improve resetJoachim Fenkes2019-02-121-12/+16
* p9_sbe_lpc_init: Add final check for errorsJoachim Fenkes2019-02-122-0/+13
* p9_sbe_lpc_init: Fix timeout setupJoachim Fenkes2019-02-122-37/+27
* Update hardware procedure metadataAnusha Reddy Rangareddygari2019-02-122-2/+2
* p9_sbe_lpc_init: Fix LPC bus LRESET for DD2Joachim Fenkes2019-02-122-64/+111
* Do the real LPC reset for DD2CHRISTINA L. GRAVES2019-02-122-0/+32
* Adding in LPC and OPB timeout valuesCHRISTINA L. GRAVES2019-02-121-1/+15
* p9_sbe_lpc_init fix with GPIO resetCHRISTINA L. GRAVES2019-02-121-0/+32
OpenPOWER on IntegriCloud