summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/phy
Commit message (Expand)AuthorAgeFilesLines
* Add eff_config functionality needed for RIT, fix cas_latency bug & attr filesAndre Marin2016-05-191-1/+1
* Change init cal error checking as apb fir register changedBrian Silver2016-05-122-44/+6
* Update PDA_ENABLE_OVERRIDE programming for DDRPHY_PC_CONFIG0Joe McGill2016-05-041-1/+2
* Change PHY PC, RC and DP16 register blocks to functional APIBrian Silver2016-05-046-613/+623
* Change PHY APB register block to functional APIBrian Silver2016-05-043-219/+222
* Add relative position functionsBrian Silver2016-04-222-22/+22
* Change include paths in memory/lib, testsBrian Silver2016-04-215-9/+9
* Change PHY WC register block to functional APIBrian Silver2016-04-211-283/+316
* Fix error in training by removing inline specifiersBrian Silver2016-04-011-6/+6
* Add dp16 io tx dll/vreg configBrian Silver2016-04-013-88/+150
* Add phy control error checking, clean up dp16, apbBrian Silver2016-04-017-296/+559
* Change procedure include pathsBrian Silver2016-04-011-5/+5
* Add initial FIR checking for APB interfaceBrian Silver2016-04-012-0/+395
* Add support for checking PC errors on initial calBrian Silver2016-04-011-1/+30
* Change WC to follow the new register block patternBrian Silver2016-04-013-190/+443
* Change read control API to match desired design, add design docBrian Silver2016-04-012-11/+32
* Change WRCLK_PR so that we don't trash the sim initsBrian Silver2016-04-011-2/+4
* Change RC_CONFIG2 for sim settings (BL8)Brian Silver2016-04-011-22/+23
* Fixed doxygen errors and typosJacob Harvey2016-04-016-177/+174
* Add dump_regs for PHY registersBrian Silver2016-04-013-198/+1341
* Change polling to include probes, add granular training controlsBrian Silver2016-04-011-15/+21
* Add PHY RC class, update setup cal for 2D wc/rcBrian Silver2016-04-013-68/+604
* Changes related to model 31, attr changes for sim latenciesBrian Silver2016-04-012-4/+45
* Added mss::get/putScomBrian Silver2016-04-013-45/+46
* Initial commit of memory subsystemBrian Silver2016-04-015-0/+2453
OpenPOWER on IntegriCloud