summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/ccs
Commit message (Expand)AuthorAgeFilesLines
* Clean up memdiags ffdc namingJacob Harvey2017-07-171-5/+5
* L3 RAS for draminit_training, eff_config, libJacob Harvey2017-06-112-15/+33
* L3 procedure work for p9_mss_draminit_trainingJacob Harvey2017-04-071-5/+12
* Add DP16 API and unit testing needed to set PBA mode for LRDIMMsAndre Marin2017-02-072-11/+10
* Add read cmd, precharge all cmd, and read cmd CCS instruction and unit testsAndre Marin2017-01-031-18/+182
* Add DDR4 data buffer control words (BCWs) infrastructure & UT's.Andre Marin2016-12-061-2/+3
* Changes to limit DLL cal on spare DP8, stop CSS before startingBrian Silver2016-10-162-38/+66
* Update memory library for 1R 4gbx4 DIMMBrian Silver2016-09-131-58/+62
* Add ZQCL instruction after MRS have completedBrian Silver2016-08-241-25/+70
* Update prologs of mirrored files to apache licenseStephen Cprek2016-08-052-16/+28
* Change code owner/backup names to latest team membersBrian Silver2016-06-092-2/+2
* Add MC periodicsBrian Silver2016-06-011-1/+1
* Fix CCS program port assignment for western MCBrian Silver2016-05-041-2/+2
* Change include paths in memory/lib, testsBrian Silver2016-04-212-6/+6
* Add relative position functionsBrian Silver2016-04-211-0/+1
* Fixed doxygen errors and typosJacob Harvey2016-04-012-82/+82
* Change polling to include probes, add granular training controlsBrian Silver2016-04-012-8/+13
* Added mss::get/putScomBrian Silver2016-04-012-11/+11
* Initial commit of memory subsystemBrian Silver2016-04-012-0/+902
OpenPOWER on IntegriCloud