summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml
diff options
context:
space:
mode:
Diffstat (limited to 'src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml')
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml26
1 files changed, 1 insertions, 25 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml
index b71de4091..1d40c3ced 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/memory_workarounds_attributes.xml
@@ -5,7 +5,7 @@
<!-- -->
<!-- OpenPOWER HostBoot Project -->
<!-- -->
-<!-- Contributors Listed Below - COPYRIGHT 2016 -->
+<!-- Contributors Listed Below - COPYRIGHT 2016,2017 -->
<!-- [+] International Business Machines Corp. -->
<!-- -->
<!-- -->
@@ -44,18 +44,6 @@
</attribute>
<attribute>
- <id>ATTR_DO_MSS_VCCD_OVERRIDE</id>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
- <description>
- Override VREG control information sub DD1.02
- </description>
- <initToZero></initToZero>
- <valueType>uint8</valueType>
- <enum>NO = 0, YES = 1</enum>
- <writeable/>
- </attribute>
-
- <attribute>
<id>ATTR_DO_MSS_VREF_DAC</id>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
@@ -68,18 +56,6 @@
</attribute>
<attribute>
- <id>ATTR_DO_MSS_VREG_COARSE</id>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
- <description>
- VREG Coarse work-around for Nimbus sub DD1.02
- </description>
- <initToZero></initToZero>
- <valueType>uint8</valueType>
- <enum>NO = 0, YES = 1</enum>
- <writeable/>
- </attribute>
-
- <attribute>
<id>ATTR_DO_MSS_TRAINING_BAD_BITS</id>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
OpenPOWER on IntegriCloud