summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C
diff options
context:
space:
mode:
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C')
-rw-r--r--src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C386
1 files changed, 386 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C b/src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C
new file mode 100644
index 000000000..b1c8560e5
--- /dev/null
+++ b/src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C
@@ -0,0 +1,386 @@
+/* IBM_PROLOG_BEGIN_TAG */
+/* This is an automatically generated prolog. */
+/* */
+/* $Source: src/import/chips/p9/procedures/hwp/memory/lib/rosetta_map/rosetta_map.C $ */
+/* */
+/* OpenPOWER HostBoot Project */
+/* */
+/* Contributors Listed Below - COPYRIGHT 2015,2018 */
+/* [+] International Business Machines Corp. */
+/* */
+/* */
+/* Licensed under the Apache License, Version 2.0 (the "License"); */
+/* you may not use this file except in compliance with the License. */
+/* You may obtain a copy of the License at */
+/* */
+/* http://www.apache.org/licenses/LICENSE-2.0 */
+/* */
+/* Unless required by applicable law or agreed to in writing, software */
+/* distributed under the License is distributed on an "AS IS" BASIS, */
+/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
+/* implied. See the License for the specific language governing */
+/* permissions and limitations under the License. */
+/* */
+/* IBM_PROLOG_END_TAG */
+
+
+///
+/// @file rosetta_map.C
+/// @brief Mapping tables for memory controller pin names to PHY instance names
+/// @note: this file is automatically generated by gen_rosetta_map.pl
+/// from input file chips/p9/procedures/hwp/memory/lib/rosetta_map/src_data/Monza_DDR_pin_xref.csv
+///
+// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com>
+// *HWP HWP Backup: Andre Marin <aamarin@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 2
+// *HWP Consumed by: FSP:HB
+
+#include <rosetta_map.H>
+
+namespace mss
+{
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, DQ>::C4_TO_PHY =
+{
+ { {2, 6}, {2, 4}, {2, 5}, {2, 7}, {2, 2}, {2, 0}, {2, 1}, {2, 3}, {4, 6}, {4, 4}, {4, 5}, {4, 7}, {4, 0}, {4, 2}, {4, 1}, {4, 3},
+ {3, 4}, {3, 6}, {3, 7}, {3, 5}, {3, 2}, {3, 0}, {3, 1}, {3, 3}, {3, 9}, {3, 11}, {3, 10}, {3, 8}, {3, 13}, {3, 15}, {3, 12}, {3, 14},
+ {1, 2}, {1, 0}, {1, 3}, {1, 1}, {1, 5}, {1, 4}, {1, 6}, {1, 7}, {0, 5}, {0, 7}, {0, 4}, {0, 6}, {0, 3}, {0, 1}, {0, 2}, {0, 0},
+ {1, 14}, {1, 12}, {1, 15}, {1, 13}, {1, 10}, {1, 8}, {1, 9}, {1, 11}, {0, 13}, {0, 15}, {0, 12}, {0, 14}, {0, 11}, {0, 9}, {0, 10}, {0, 8},
+ {2, 14}, {2, 13}, {2, 15}, {2, 12}, {2, 10}, {2, 8}, {2, 11}, {2, 9}
+ },
+ { {3, 0}, {3, 1}, {3, 3}, {3, 2}, {3, 4}, {3, 5}, {3, 6}, {3, 7}, {4, 5}, {4, 7}, {4, 6}, {4, 4}, {4, 1}, {4, 2}, {4, 0}, {4, 3},
+ {3, 10}, {3, 11}, {3, 9}, {3, 8}, {3, 13}, {3, 15}, {3, 12}, {3, 14}, {2, 6}, {2, 4}, {2, 7}, {2, 5}, {2, 1}, {2, 0}, {2, 3}, {2, 2},
+ {1, 6}, {1, 4}, {1, 7}, {1, 5}, {1, 0}, {1, 2}, {1, 3}, {1, 1}, {1, 11}, {1, 9}, {1, 8}, {1, 10}, {1, 15}, {1, 13}, {1, 14}, {1, 12},
+ {0, 15}, {0, 13}, {0, 12}, {0, 14}, {0, 9}, {0, 11}, {0, 8}, {0, 10}, {0, 1}, {0, 3}, {0, 2}, {0, 0}, {0, 7}, {0, 5}, {0, 4}, {0, 6},
+ {2, 15}, {2, 14}, {2, 13}, {2, 12}, {2, 9}, {2, 10}, {2, 8}, {2, 11}
+ },
+ { {4, 4}, {4, 6}, {4, 7}, {4, 5}, {4, 0}, {4, 2}, {4, 3}, {4, 1}, {3, 10}, {3, 8}, {3, 11}, {3, 9}, {3, 13}, {3, 15}, {3, 14}, {3, 12},
+ {3, 4}, {3, 6}, {3, 5}, {3, 7}, {3, 0}, {3, 2}, {3, 1}, {3, 3}, {2, 3}, {2, 1}, {2, 2}, {2, 0}, {2, 5}, {2, 7}, {2, 6}, {2, 4},
+ {0, 1}, {0, 3}, {0, 0}, {0, 2}, {0, 5}, {0, 7}, {0, 4}, {0, 6}, {2, 15}, {2, 13}, {2, 12}, {2, 14}, {2, 10}, {2, 8}, {2, 11}, {2, 9},
+ {1, 15}, {1, 13}, {1, 12}, {1, 14}, {1, 11}, {1, 8}, {1, 9}, {1, 10}, {0, 11}, {0, 9}, {0, 8}, {0, 10}, {0, 13}, {0, 15}, {0, 12}, {0, 14},
+ {1, 0}, {1, 2}, {1, 1}, {1, 3}, {1, 4}, {1, 6}, {1, 5}, {1, 7}
+ },
+ { {4, 0}, {4, 2}, {4, 3}, {4, 1}, {4, 4}, {4, 6}, {4, 5}, {4, 7}, {2, 0}, {2, 2}, {2, 1}, {2, 3}, {2, 4}, {2, 6}, {2, 7}, {2, 5},
+ {3, 9}, {3, 11}, {3, 8}, {3, 10}, {3, 15}, {3, 13}, {3, 14}, {3, 12}, {2, 11}, {2, 9}, {2, 10}, {2, 8}, {2, 13}, {2, 15}, {2, 14}, {2, 12},
+ {0, 8}, {0, 10}, {0, 9}, {0, 11}, {0, 12}, {0, 14}, {0, 13}, {0, 15}, {0, 5}, {0, 7}, {0, 6}, {0, 4}, {0, 1}, {0, 3}, {0, 0}, {0, 2},
+ {1, 10}, {1, 8}, {1, 11}, {1, 9}, {1, 12}, {1, 14}, {1, 15}, {1, 13}, {1, 4}, {1, 6}, {1, 5}, {1, 7}, {1, 0}, {1, 2}, {1, 1}, {1, 3},
+ {3, 2}, {3, 0}, {3, 1}, {3, 3}, {3, 6}, {3, 4}, {3, 7}, {3, 5}
+ },
+ { {3, 13}, {3, 15}, {3, 14}, {3, 12}, {3, 9}, {3, 11}, {3, 8}, {3, 10}, {2, 4}, {2, 6}, {2, 7}, {2, 5}, {2, 2}, {2, 0}, {2, 3}, {2, 1},
+ {4, 4}, {4, 6}, {4, 7}, {4, 5}, {4, 0}, {4, 2}, {4, 3}, {4, 1}, {3, 2}, {3, 0}, {3, 3}, {3, 1}, {3, 6}, {3, 4}, {3, 7}, {3, 5},
+ {0, 4}, {0, 6}, {0, 7}, {0, 5}, {0, 0}, {0, 2}, {0, 3}, {0, 1}, {0, 14}, {0, 12}, {0, 15}, {0, 13}, {0, 10}, {0, 8}, {0, 11}, {0, 9},
+ {2, 12}, {2, 14}, {2, 15}, {2, 13}, {2, 10}, {2, 8}, {2, 11}, {2, 9}, {1, 7}, {1, 4}, {1, 5}, {1, 6}, {1, 1}, {1, 0}, {1, 3}, {1, 2},
+ {1, 15}, {1, 13}, {1, 12}, {1, 14}, {1, 9}, {1, 11}, {1, 8}, {1, 10}
+ },
+ { {3, 3}, {3, 1}, {3, 2}, {3, 0}, {3, 7}, {3, 5}, {3, 4}, {3, 6}, {4, 1}, {4, 3}, {4, 0}, {4, 2}, {4, 7}, {4, 5}, {4, 6}, {4, 4},
+ {3, 9}, {3, 11}, {3, 10}, {3, 8}, {3, 15}, {3, 13}, {3, 12}, {3, 14}, {2, 7}, {2, 5}, {2, 4}, {2, 6}, {2, 1}, {2, 3}, {2, 2}, {2, 0},
+ {1, 14}, {1, 12}, {1, 13}, {1, 15}, {1, 8}, {1, 10}, {1, 9}, {1, 11}, {0, 4}, {0, 6}, {0, 7}, {0, 5}, {0, 0}, {0, 2}, {0, 3}, {0, 1},
+ {0, 14}, {0, 12}, {0, 15}, {0, 13}, {0, 8}, {0, 10}, {0, 9}, {0, 11}, {1, 2}, {1, 3}, {1, 0}, {1, 1}, {1, 4}, {1, 7}, {1, 6}, {1, 5},
+ {2, 11}, {2, 9}, {2, 10}, {2, 8}, {2, 13}, {2, 15}, {2, 12}, {2, 14}
+ },
+ { {4, 2}, {4, 0}, {4, 3}, {4, 1}, {4, 6}, {4, 4}, {4, 5}, {4, 7}, {3, 6}, {3, 4}, {3, 7}, {3, 5}, {3, 0}, {3, 2}, {3, 3}, {3, 1},
+ {3, 9}, {3, 11}, {3, 8}, {3, 10}, {3, 15}, {3, 13}, {3, 14}, {3, 12}, {2, 4}, {2, 6}, {2, 7}, {2, 5}, {2, 0}, {2, 2}, {2, 1}, {2, 3},
+ {1, 2}, {1, 0}, {1, 3}, {1, 1}, {1, 5}, {1, 4}, {1, 6}, {1, 7}, {0, 5}, {0, 7}, {0, 4}, {0, 6}, {0, 3}, {0, 1}, {0, 2}, {0, 0},
+ {1, 14}, {1, 12}, {1, 15}, {1, 13}, {1, 10}, {1, 8}, {1, 9}, {1, 11}, {0, 13}, {0, 15}, {0, 14}, {0, 12}, {0, 11}, {0, 9}, {0, 10}, {0, 8},
+ {2, 8}, {2, 9}, {2, 11}, {2, 10}, {2, 13}, {2, 15}, {2, 12}, {2, 14}
+ },
+ { {2, 4}, {2, 6}, {2, 7}, {2, 5}, {2, 0}, {2, 2}, {2, 1}, {2, 3}, {3, 1}, {3, 3}, {3, 0}, {3, 2}, {3, 5}, {3, 7}, {3, 6}, {3, 4},
+ {4, 2}, {4, 0}, {4, 3}, {4, 1}, {4, 4}, {4, 6}, {4, 5}, {4, 7}, {2, 13}, {2, 15}, {2, 14}, {2, 12}, {2, 8}, {2, 11}, {2, 10}, {2, 9},
+ {1, 5}, {1, 7}, {1, 6}, {1, 4}, {1, 0}, {1, 2}, {1, 1}, {1, 3}, {1, 13}, {1, 15}, {1, 14}, {1, 12}, {1, 11}, {1, 9}, {1, 10}, {1, 8},
+ {0, 10}, {0, 8}, {0, 9}, {0, 11}, {0, 12}, {0, 14}, {0, 13}, {0, 15}, {0, 1}, {0, 3}, {0, 0}, {0, 2}, {0, 7}, {0, 5}, {0, 4}, {0, 6},
+ {3, 11}, {3, 9}, {3, 10}, {3, 8}, {3, 13}, {3, 15}, {3, 14}, {3, 12}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, DQS>::C4_TO_PHY =
+{
+ { {2, 18}, {4, 18}, {3, 18}, {3, 20}, {1, 16}, {0, 18}, {1, 22}, {0, 22}, {2, 22}, {2, 16}, {4, 16}, {3, 16}, {3, 22}, {1, 18}, {0, 16}, {1, 20},
+ {0, 20}, {2, 20}
+ },
+ { {3, 16}, {4, 18}, {3, 20}, {2, 18}, {1, 18}, {1, 20}, {0, 22}, {0, 16}, {2, 22}, {3, 18}, {4, 16}, {3, 22}, {2, 16}, {1, 16}, {1, 22}, {0, 20},
+ {0, 18}, {2, 20}
+ },
+ { {4, 18}, {3, 20}, {3, 18}, {2, 16}, {0, 16}, {2, 22}, {1, 22}, {0, 20}, {1, 16}, {4, 16}, {3, 22}, {3, 16}, {2, 18}, {0, 18}, {2, 20}, {1, 20},
+ {0, 22}, {1, 18}
+ },
+ { {4, 16}, {2, 16}, {3, 20}, {2, 20}, {0, 20}, {0, 18}, {1, 20}, {1, 18}, {3, 16}, {4, 18}, {2, 18}, {3, 22}, {2, 22}, {0, 22}, {0, 16}, {1, 22},
+ {1, 16}, {3, 18}
+ },
+ { {3, 22}, {2, 18}, {4, 18}, {3, 16}, {0, 18}, {0, 22}, {2, 22}, {1, 18}, {1, 22}, {3, 20}, {2, 16}, {4, 16}, {3, 18}, {0, 16}, {0, 20}, {2, 20},
+ {1, 16}, {1, 20}
+ },
+ { {3, 16}, {4, 16}, {3, 20}, {2, 18}, {1, 22}, {0, 18}, {0, 22}, {1, 16}, {2, 20}, {3, 18}, {4, 18}, {3, 22}, {2, 16}, {1, 20}, {0, 16}, {0, 20},
+ {1, 18}, {2, 22}
+ },
+ { {4, 16}, {3, 18}, {3, 20}, {2, 18}, {1, 16}, {0, 18}, {1, 22}, {0, 22}, {2, 20}, {4, 18}, {3, 16}, {3, 22}, {2, 16}, {1, 18}, {0, 16}, {1, 20},
+ {0, 20}, {2, 22}
+ },
+ { {2, 18}, {3, 16}, {4, 16}, {2, 22}, {1, 18}, {1, 22}, {0, 20}, {0, 16}, {3, 20}, {2, 16}, {3, 18}, {4, 18}, {2, 20}, {1, 16}, {1, 20}, {0, 22},
+ {0, 18}, {3, 22}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, ADDRESS>::C4_TO_PHY =
+{
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ },
+ { {0, 8}, {2, 5}, {1, 10}, {2, 4}, {2, 6}, {2, 3}, {2, 9}, {2, 7}, {2, 2}, {2, 8}, {0, 5}, {3, 1}, {2, 11}, {1, 0}, {0, 1}, {0, 11},
+ {2, 1}, {1, 4}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, CLOCK>::C4_TO_PHY =
+{
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ },
+ { {1, 3}, {1, 2}, {1, 7}, {1, 6}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, WE>::C4_TO_PHY =
+{
+ { {0, 1}
+ },
+ { {0, 1}
+ },
+ { {0, 1}
+ },
+ { {0, 1}
+ },
+ { {0, 1}
+ },
+ { {0, 1}
+ },
+ { {0, 1}
+ },
+ { {0, 1}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, RAS>::C4_TO_PHY =
+{
+ { {2, 1}
+ },
+ { {2, 1}
+ },
+ { {2, 1}
+ },
+ { {2, 1}
+ },
+ { {2, 1}
+ },
+ { {2, 1}
+ },
+ { {2, 1}
+ },
+ { {2, 1}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, CAS>::C4_TO_PHY =
+{
+ { {0, 11}
+ },
+ { {0, 11}
+ },
+ { {0, 11}
+ },
+ { {0, 11}
+ },
+ { {0, 11}
+ },
+ { {0, 11}
+ },
+ { {0, 11}
+ },
+ { {0, 11}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, CS>::C4_TO_PHY =
+{
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ },
+ { {0, 0}, {1, 1}, {2, 0}, {1, 9}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, CKE>::C4_TO_PHY =
+{
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ },
+ { {3, 3}, {2, 10}, {3, 6}, {3, 4}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, ODT>::C4_TO_PHY =
+{
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ },
+ { {0, 10}, {0, 6}, {0, 9}, {0, 2}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, BA>::C4_TO_PHY =
+{
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ },
+ { {0, 7}, {0, 4}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, BG>::C4_TO_PHY =
+{
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ },
+ { {3, 2}, {3, 5}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, CID>::C4_TO_PHY =
+{
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ },
+ { {0, 3}, {1, 5}, {1, 8}
+ }
+};
+
+// Each pin type has a table of vector<vector<pair>>, indexed by [port][MC c4bit]-->{block, lane}
+const rosetta_map::PhyMap rosettaTraits<fapi2::TARGET_TYPE_MCA, ACTN>::C4_TO_PHY =
+{
+ { {3, 0}
+ },
+ { {3, 0}
+ },
+ { {3, 0}
+ },
+ { {3, 0}
+ },
+ { {3, 0}
+ },
+ { {3, 0}
+ },
+ { {3, 0}
+ },
+ { {3, 0}
+ }
+};
+
+} // ns mss
OpenPOWER on IntegriCloud